Computer Sciences and Data Systems

Volume 2

(1900 + Commission of the process of the control of

Proceedings of a symposium held at the National Conference Center in Williamsburg, Virginia November 18-20, 1986



Computer Sciences and Data Systems

Volume 2

Proceedings of a symposium held at the National Conference Center in Williamsburg, Virginia November 18-20, 1986



OAST Computer Science/Data Systems Technical Symposium

Table of Contents

Volume 1: Computer Science

Title of Presentation	Page
Table of Contents	iii
Introduction	v
Section 1: Software Engineering	
Software Management Environment for NASA	1-1
SAGA: An Integrated Software Development Environment	1-16
Cognitive-Based Analysis of Software Documentation	1-28
Software Life Cycle Simulation (SLICS) Modeling	1-49
Software Engineering with Reusable Components Task	1-59
Learning the Behavior of Software Systems From	
Executable Specifications	1-66
Section 2: University Grants	
JSC Sponsored Research Activity at University of Houston	
at Clear Lake	1-85
Illinois Computing Laboratory of Aerospace Systems and	
Software (ICLASS)	1-109
Overview of ICLASS Research: Reliable and Parallel Computing	1-123
Center for Aeronautics and Space Information Sciences (CASIS)	1-136
Section 3: Institutes	
Institute for Computer Applications in Science and Engineering	3-162
Research Institute for Advanced Computer Science	1-173
NASA Center of Excellence in Space Data Information	
Sciences (CESDIS)	1-197

PRECEDING PAGE BLANK NOT FILMED

Section 4: Applications

Concurrent Processing Algorithm Design (CPAD)	1-220
Performance Critical Decisions in Parallel Scientific	
Computations	1-231
Sparse Distributed Memory	1-241
Distributed Operating Systems - Fact or Fantasy?	1-261
Distributed Access View Integrated Database (DAVID) System	1-269
Intelligent Data Management Processes	1-278
An Expert System For the Analysis of Imaging Spectrometer Data	1-298
Fault-Tolerant Software: Modeling and Validation	1-312
The Implementation and Use of ADA for Fault-Tolerant	
Distributed Systems	1-325
Architecture Research at ARC	1-332
Volume 2: Data Systems	
Optical Archival Data Storage System	2-1
Information Network Architectures	2-16
NASA OAST VHSIC Technology	2-31
Semiconductor Laser and Fiber Optics Technology	2-52
High Speed Taken Ring Performance Analysis	2-63
STAR* Bus	2-84
A Distributed Processing Network Simulator (DPNS)	2-107
Distributed Processing Concepts	2-131
A Systems Level Approach to Distributed Processing	2-143
Spaceborne Optical Disk Controller Development	2-173
On-Board GaAs Processor Development	2-186
MAX: A High-Speed, General-Purpose Multicomputer for Space	
Applications	2-208
Massively Parallel Processor (MPP)	2-234
Advanced Digital SAR Processor (ADSP)	2-248
Flight SAR Processor Study	2-264
Electronic Associative Memory Based on Hopfield's Neural	
Network Model	2-277
NASA Computer Science Research Program Plan Update	2-317
Closing Remarks	2-324
Attendance List	2-325

INTRODUCTION

The Computer Sciences and Data Systems Technical Symposium was held to respond to the communications challenges posed by the rapidly advancing technical arena surrounding NASA personnel. This was the third meeting in what will be periodic gatherings and was hosted by LaRC. Jerry Creedon, Director for Flight Systems at LaRC, performed the welcoming ceremony, and opening remarks were made by Lee Holcomb, Director of Information Sciences and Human Factors at NASA Headquarters.


The intended purpose of these symposia is to bring NASA people together to present their progress, to air their thinking and, in general, to discuss the nature and results of their work within the agency on a wholly technical level. These meetings are not intended as a forum for program reviews, budget presentations or advocacy hearings. NASA personnel have long been recognized as prolific contributors to the journals of technical societies and organizations within the aerospace community. Meetings such as this, organized to improve the interchange of technical information and understanding within NASA, have resulted in valuable connections. These meetings will be continued to be held at approximately 18 month intervals. The Proceedings of the November 1986 Computer Sciences and Data Systems Technical Symposium are presented to provide continuity from one meeting to the next, and to serve as a technical blueprint regarding expected content.

OPTICAL ARCHIVAL DATA STORAGE SYSTEM

COMPUTER SCIENCE/DATA SYSTEMS TECHNICAL SYMPOSIUM DOUG THOMAS MSFC

OBJECTIVE


DEVELOP AND DEMONSTRATE THE TECHNOLOGY REQUIRED TO ARCHIVE LARGE VOLUMES OF MULTI SOURCE MISSION INDEPENDENT DATA SETS AT RATES UP TO 50M BITS/SECOND, GENERATE A COMPREHENSIVE DIRECTORY OF ALL DATA AVAILABLE TO ON-LINE USERS IN NEAR REAL TIME.



KEY SYSTEM ELEMENTS

- AUTONOMOUS DATA PACKET
- MISSION AND SENSOR INDEPENDENT
- 16—PORT FIBER OPTIC DATA BUS
- ▶ BY—PASS CONVENTIONAL COMPUTER I/O TO ACHIEVE HIGH DATA RATES
- OPTICAL DISK RECORDER
- USE OF ARGON LASER TO ACHIEVE HIGH DENSITY RECORDING AND AN AUTOMATED "JUKEBOX" TO PROVIDE A LARGE ONLINE ARCHIVE.
- ORACLE DATA BASE MANAGEMENT SYSTEM
- •GENERATE DIRECTORY
- USER QUERY INTERFACE

PACKET FORMAT



THE FOLLOWING FIELDS ARE COMMON TO ALL PACKETS AND CANNOT BE REDEFINED FOR SPECIFIC APPLICATIONS.


HEADER. THE PACKET SIZE WILL BE A MULTIPLE OF 256 BYTES. THE MINIMUM SIZE FOR A PACKET IS 2 BLOCKS, OR 512 BYTES. THE MAXIMUM SIZE IS: PACKET LENGTH IS THE NUMBER OF BYTES (8-BIT) IN THE PACKET, INCLUDING THE 집

3,145,728 BITS 393,216 BYTES BLOCKS 1,536 DATA TYPE IS AN UNSIGNED 8-BIT INTEGER ASSIGNED TO EACH UNIQUE ARCHIVE APPLICATION BY THE DSTP DATABASE ADMINISTRATOR

FIBER OPTIC BUS

- •16 PORT PASSIVE STAR COUPLER
- 50 MICRON CORE GRADED INDEX FIBER
- 100M BITS/SECOND TRANSMISSION
- MANCHESTER CODE USED FOR TRANSMISSION
- TIME DIVISION MULTIPLEXING USING A MASTER CONTROLLER
- TRANSMITTER
- AIGaAs LED MOTOROLA MFOE 1200
- 820 NM WAVELENGTH
- RECEIVER
- PIN PHOTO DIODE MOTOROLA MFOD 1100
- SENSITIVITY OF 63 dBm FOR 100 MEGABIT MANCHESTER CODE

ORIGINAL PAGE IS OF POOR QUALITY



DISK DRIVE UNIT DISKS **OPTICAL DISK SYSTEM** DATA C/S SOFTWARE CONTROLLER CONTROL HARDWARE/ **OPTICAL DISK INTERFACE SYSTEM** R≫ **в** D н н н к S/S DATA ODIS **HOST SYSTEM** DATA S/S Sal DATA OPACKETS P FOBIBS IN/OUT MMA VAX

THREE LEVEL ERROR CHECK

- READ—AFTER WRITE FOR RECORDING
- PERFORMED ON EACH INTERNAL BLOCK (512 BITS)
- UP TO 40 REWRITES PERMITTED PER TRACK
- 3¢7 EDAC FOR OUTSIDE ENVELOP
- CORRECTS FOR BURST ERROR
- ENVELOP IS 32K BITS = 1 SECTOR
- 3¢7 EDAC FOR INSIDE ENVELOPE
- CORRECTS FOR RANDOM SINGLE BIT ERRORS
- ENVELOP IS 512 BITS = 1 BLOCK

OPTICAL DISK STATISTICS

	DESIGN GOALS	MEASURED DATA	UNITS
ON LINE CAPACITY	1013	.975 × 10 ¹³	BITS
ACCESS TIME			
ANY DISK	0.9	6.8	SEC
LOADED DISK	0.5	99.0	SEC
DATA RATES	050	0-20	MBPS
BIT ERROR RATE	10-8	10_8	
SPOT SIZE	rċ	rvi	MICRONS
SPOT SPACING	1.25	1.25	MICRONS
DATA STRUCTURE	TRACK = REVOLUTION	TRACK = REVOLUTION	

■ MASTER/SLAVE 68000 BASED CONTROLLER


14 INCH ALUMINUM DISK IN PROTECTIVE CARTRIDGE

STORAGE MEDIA COMPARISON

	BITS	MAGNETIC DISK 300M BYTES	MAGNETIC TAPE 6250 BPI	MAGNETIC TAPE 1600 BPI
ONE OPTICAL DISK	7.8 x 10 ¹⁰	34	99	263
125 OPTICAL DISK	.975 x 10 ¹³	4250	8,250	32,875
	OPTICAL DISK	MAGNETIC	6250 BPI MAGNETIC TAPE	1600 BPI MAGNETIC TAPE
ON-LINE HARDWARE FLOOR SPACE (SQ FT)	52	74,800	169,858	673,937
CONTROLLERS REQUIRED		532	1,032	4,110
ON-LINE HARDWARE COST	\$2.25M	\$106.5M	\$206.25M	:
MEDIA COST	187,500	2,571,250	103,125	410,937
STORAGE REQUIRED FOR MEDIA (SQ FT)	52	8,500	962	3,187

POTENTIAL DATA SOURCES FOR ARCHIVE

- SCIENCE DATA
- SPACELAB EXPERIMENTS
- •PREVIOUS MISSIONS (I.E., DE, ISEE)
- ANCILLARY
- •SPACE SHUTTLE MAIN ENGINE (SSME)
- TEST FIRINGS
- FLIGHT DATA
- ENGINEERING DRAWINGS
- STRUCTURES



MSFC OBJECTIVES

- INSTALL MULTIPLE TURNTABLES (MINIMUM OF TWO)
- PROVIDE CONTINUOUS RECORDING
- USER ACCESS TO PREVIOUSLY RECORDED DATA
- MODIFY SYSTEM TO PROVIDE CAPABILITY TO READ DATA SIMULTANEOUSLY FROM SAME DISK THAT IS BEING RECORDED ON
- REPLACE ARGON LASER WITH LASER DIODE
- MODIFY TO RECORD/READ ERASABLE MEDIA

FUTURE OPTICAL RECORDING ACTIVITY

IMPROVED LASER DIODES FOR POWER SOURCE

PERFECTING THE ERASABLE MEDIA (MAGNETO OPTICS)

HIGHER RESOLUTION

HIGHER DATA RATES

DEVELOPMENT OF LOW COST HIGH RESOLUTION OPTICAL DISK MEDIA

INFORMATION NETWORK ARCHITECTURES N. MURRAY/NASA-LARC

OBJECTIVE

NEEDS OF FAULT TOLERANCE, HIGH PERFORMANCE, EVOLVABILITY, ADAPTABILITY, SECURITY, RESEARCH AND DEVELOP INFORMATION NETWORKS TO MEET THE ADVANCED AEROSPACE MISSION AND EFFICIENCY.

APPROACH

- O RESEARCH, EVALUATE, CHARACTERIZE THE ARCHITECTURAL TYPE NETWORKS:
- STATIC CENTRAL CONTROL, FAULT TOLERANT, HIGH PERFORMANCE MESH
- ADAPTIVE DISTRIBUTED CONTROL, FAULT TOLERANT, HIGH PERFORMANCE MESH

LARC INHOUSE EMULATION

C. S. DRAPER LAB - HARDWARE/SOFTWARE, ADVANCED PROTOCOLS UNI. OF ILLINOIS - ADVANCED PROTOCOLS, THEORETICS NASA-LARC-Integration, Evaluation, Management RTI/No. CAROLINA UNI. - ANALYTIC MODELING

O RESEARCH AND DEVELOP AN ADAPTIVE OPTIC NODE:


HONEYWELL - ANALYSIS, DESIGN

INFORMATION NETWORK ARCHITECTURES

506-58-13/N. MURRAY

- INTEGRATED DATA, VOICE, VIDEO
- KEY ISSUES OF NETWORKS
- INFORMATION FLOW/OPERATING SYSTEM (SEPARATE DATA, CONTROL COMMUNICATIONS)
- SELF-CORRECTING AND REPAIRING/FAULT TOLERANCE (MESH TOPOLOGY)
- HIGH PERFORMANCE (FIBER OPTICS/INTEGRATED OPTICS, MESH TOPOLOGY)


METHODS FOR TIGHTLY COUPLED, HIGH PERFORMANCE; DISTRIBUTED PROCESSING ARE IMADEQUATE; SELF SOLUTION THAT AFFECTS BOTH HARDWARE AND SOFTWARE. CURRENT SYSTEMS USE EXTENSIVE SOFTWARE INFORMATION FLOW BETWEEN COMPUTERS AND OTHER DEVICES REQUIRES A SYSTEM AND ARCHITECTURAL REAL-TIME, FULL FIOTION, DIGITAL COLOR VIDEO REQUIRES DATA RATES IN EXCESS OF 100 MBPS. FOR THE INFORMATION FLOW RESULTING IN A SOFTWARE BOTTLEWECK; CONTROL ALGORITHMS AND CORRECTING AND REPAIRING TECHNIQUES ARE NOT BEING FULLY APPLIED TO TODAY'S SYSTEMS.



o HIGH PERFORMANCE o

o FAULT TOLERANT o

ELECTRONIC EMMINATION OF OPTIC NETWORK



DISTRIBUTIONS

-MCQUILLAN, BBN

ROUTING ALGORITHMS

1) NON-ADAPTIVE

- NO ATTEMPT TO ADJUST TO CHANGING NET CONDITIONS
- FIXED OR RANDOM ROUTING

2) CENTRALIZED ADAPTIVE

- CENTRAL AUTHORITY DICTATES ROUTING DECISIONS
- MORE NEAR OPTIMAL ROUTING
- ROUTING CONTROL CENTER CAN REPRESENT PERFORMALICE BOTTLENECK


3) ISOLATED ADAPTIVE

- INDEPENDENT OPERATION
- ADAPTABILITY VIA EXCLUSIVE USE OF LOCAL NODE DATA

4) DISTRIBUTED ADAPTIVE

- UTILIZE INTERNODE COOPERATION
- NODES EXCHANGE INFORMATION TO ARRIVE AT ROUTING DECISIONS






PATH SEARCH ALGORITHM

Purpose

- 1. Routing data through a meshed network
- 2. Establishing a circuit set up
- 3. Adaptive to topological changes
- 4. Simultaneous communication desirable



HYBRID APPROACH TO FDIR

- O FAULT DETECTION
- BY NODES DURING PATH SEARCH AND DATA TRANSFER
- o FAULT COLLECTION
- EACH NODE LOGS FAULT INFORMATION RELATIVE TO ITS PERSPECTIVE
- CENTRAL MANAGER PERIODICALLY COLLECTS FAULT REPORTS TO ACHIEVE A GLOBAL **PERSPECTIVE**
- o FAULT IDENTIFICATION
- CENTRAL MANAGER COGNIZANT OF ALL PORT (LINK) AND NODE FAILURE
- NODES AWARE ONLY OF LOCAL PORT FAILURES
- PAULT RECOVERY
- SHORT TERM RESPONSE

DYNAMIC RECONFIGURATION DURING PATH SEARCH TO AVOID FAILED LINKS

- LONG TERM RESPONSE

ROUTING TABLES RECOMPUTED BY THE CENTRAL MAHAGER TO OPTIMIZE ROUTING

CENTRAL MANAGER PASSES NEW TABLES TO NODES

- FAULT NOTIFICATION TO OPERATOR
- CENTRAL MANAGER DISPLAYS FAULT INFORMATION DURING NORMAL NET OPERATION

NETWORK EMULATION/PROTOCOL EVALUATION

CURRENT

FOUR (SIX) NODE NETWORK EMULATION OPERATIONAL IN-HOUSE

CENTRALLY CONTROLLED, PATH SEARCH PROTOCOL INSTALLED AND RUNNING (CSDL FORMULATED)

FUTURE


COMPLETE EVALUATION OF PATH SEARCH PROTOCCL

MOD PATH SEARCH PROTOCOL AND EVALUATE


EXTEND PATH SEARCH PROTOCOL TO FULLY DISTRIBUTED
 AND EVALUATE

INSTALL FULLY DISTRIBUTED PROTOCOL (U. OF ILLINOIS FORMULATED) AND EVALUATE


EXAMPLE HIGH PERFORMANCE NETWORK



ADAPTIVE OPTIC NODE CONCEPT



TECHNOLOGY PARTITIONING OF NODE INTERFACE UNIT



INTELLIGENT OPTIC NODE TECHNOLOGY TIMELINE

FUNCTIONS	NEAR TERM (1-2 YEARS)	TERM EARS)	MEDIUM TERM (3-5 YEARS)	LONG TERM (5-10 YEARS)
• E/0	GaAlAs (discrete)	crete)	GaAlAs with drive/ detector electronics	Monolithic GaAs
• 0/E	Si			
• Fiber	Single mode	, non-polariza	ngle mode, non-polarization preserving	polarization preserving?
• Taps, Delay	Fiber		SAW	180
Amplification	Si		GaAs	Monolithic GaAs
• Switching	LiNbO3 (bulk)	k)	LiNbO ₃ / ZnO ?	ZnO? / ALGaAs
• Synchronization	Si / GaAs		GaAs (discrete)	Monolithic GaAs
• Frame/Address Recognition	Fiber / GaAs	15	SAW / GaAs	180
• Conflict Resolution		Si / GaAs	GaAs	Monolithic GaAs
• Routing			Si / GaAs (discrete)	
 Higher Level Protocols 		•	Si	

ADAPTIVE OPFIC NODE

INITIAL DEFINITION OF A HIGH PERFORMANCE NETWORK USED FOR NODAL REQUIREMENTS

INITIAL FUNCTION DEFINITION OF OPTIC, INTEGRATED NODE AND TECHNOLOGY TIMELINE

CONDUCTING RE-ASSESSMENT OF NETWORK AND NODAL DEFINITIONS

o MORE GENERAL MISSION SCENARIO

o WELL SUITED FOR OPTICS, INTEGRATED OPTICS

NASA OAST VHSIC Technology

Review for Computer Science Symposium

H. F. Benz VHSIC Liaison (804) 865-3777

capture from DoD / OUSDRE and insertion into level insertion program for VHSIC technology This Program is an aggressive system NASA Aerospace missions.

Topics

NASA - OAST VHSIC Processor Development Parallel SBIR Developments Insertion Candidates

Why VHSIC for NASA ?

Testability

Cost Savings of Remote Testing in Ops Environment

Free Flyers, Shuttle, Space Station

VHSIC has Built in Test to Chip Level

Maintainability

System Cost Savings of Common Tools, Software, Line Replaceable Modules

Upgradability

Hardware / Software Upgradable with Technology
Transparency through Functional Description
and Partitioning in CAD / CAM Environment

Availability

20 Year Technology Life with Multiple Suppliers

NASA - OAST - VHSIC - SDIO

Processor Development

Team:

NASA LaRC, Benz, Hayes, Looney, Nichols, Gerdes, Andrews OUSDRAE VHSIC P.O., Maynard Westinghouse, Vyrostek AFWAL, Hines, Garcher USA MICOM, Sproat AFSTC, Herndon RTI, Clary

NASA JSC / C. S. Draper Labs., Chevers

Spacebourne Inc., Timoc

VHSIC PROCESSOR TECHNOLOGY DEVELOPMENT

OBJECTIVE

embeddable conduct studies which facilitate insertion of VHSIC technology into advanced applications о Н 0

- Space Station

- EOS

Aerospace transportation systems

– Experiments

APPROACH

Codevelop processor technology base 0

Demonstrate simplex and triplex algorithms in VHSIC system architecture 0

Focus toward test bed demonstrations 0

experience with 1750A ISA Develop in-house 0

o Supportive task assignment studies o Monitor VHSIC Phase 2

NASA VHSIC INSERTION PROGRAM

Significant FY86 Accomplishments

Operating Fairchild 1750A

Operating SEAFAC-validated Westinghouse 1750A

ADAS installed in-house

Developed models of Fairchild and TI 1750As

supplied to Air Force contractors

Procurement initiated for multiprocessor demo.

Expected FY87 Accomplishments

Comparative characterization of TI VHSIC 1750A brassboard Simulate optimized performance of triplex algorithm on AFWAL multiprocessor

Define task assignment approach

CURRENT MULTIPROCESSOR THRUST

configuration with asynchronous, concurrent processing of both simplex and triplex algorithms. Demonstrate 4—processor multiprocessor system


AFWAL system modules

Self—testing and fault logging

Ada application software

and Autonomous detection of processor failures system reconfiguration

VHSIC TECHNOLOGY INSERTION



NO. OF EOS INSTRUMENTS

SIZE, WEIGHT, POWER, RELIABILITY

0


ADA LANGUAGE

0

0

0

0




Block diagram of 1750A parallel processor system. Figure 1.


1 2 g õ 2 2 Advanced Autopilot Algorithm Directed Graph ă ž \$ 5 g 8 1855 ŝ * \$ 8 E 8 ŝţ 8 **₹**82**\$**) 8 ð ğ (15 mm) **26** 3 **3**

2-41

Elements


System Development Tools Systems and Schedules Operating Systems Hardware Software






Software Development

Algorithm Development
OEX Autopilot
State Variable
Kalman Filter
Pattern Recognition



SRI/ West System Development Data Graph Oriented O / S Multibus ODO **Theoretics** Findings Simulation ADAS Operating W - DGM RT Verdix



Insertion Candidates Studied

Space Station

Initial Study / VHSIC-Weetinghouse

Recommended by 88 Architecture Contractors

MDAC/IBM/Honeywell/Harms

Earth Observing Satelitte System

Mission Set Study Complete

Synthetic Aperature Radar

Currently Under Study

Related Developments

Spacebourne Inc. Small Business Innovative Research Program Design Validating Developmental Breadboard to be delivered Fully Self Testable 1750A Chipset

Experiments

Rationale

benign space radiation environment for VHSIC complexity system revalidation after known upsets in the complete self-testable aerospace systems profoundly affects the eystem reliability of such systems and is not currently Single Event Upset testing and system recovery and being developed or tested.

Proposals

NASA Space Station Technology Development Mission NASA-OAST Inreach

Topics

NASA - OAST VHSIC Processor Development Parallel SBIR Developments Insertion Candidates

SEMICONDUCTOR LASER AND FIBER OPTICS TECHNOLOGY

INGAASP DISTRIBUTED FEEDBACK LASER

AIGAAS CSP LASER FOR ACTS

LINEAR ARRAY FOR OPTICAL DISK BUFFER

PHASED ARRAY LASER FOR OPTICAL COMM

F.O. COMMON MODULE TRANSCEIVER FOR STATION SPACE

WAVELENGTH DIVISION MULTIPLEXING

FEEDBACK LASER INGAASP DISTRIBUTED

OBJECTIVE:

DEMONSTRATE HIGH SPEED SEMICONDUCTOR LASERS

APPROACH:

DESIGN AND DEVELOP INGAASP DFB LASERS

JUSTIFICATION:

INFORMATION SYSTEMS
OPTICAL COMMUNICATIONS


ACCOMPLISHMENTS:

10 MILLIWATTS - 2 GBIT CW AND RT OPERATION

FY 87:

MONOLITHIC NARROW LINEWIDTH LASER

RIDGE GUIDE DISTRIBUTED FEEDBACK LASER



CURRENT 8

5

DRIVE

(MA) ABOVE THRESHOLD &

NO MODE HOPPING REDUCED CHIRPING

2 GHz MODULATION

WAVELENGTH (A)

12724

LASER FOR ACTS AIGAAS CSP

OBJECTIVE: HIGH

HIGH POWER, LONG LIFE 300 MBIT MODULATION

APPROACH:

BUILD TECHNOLOGY ON AIGAAS CSP LASER

JUSTIFICATION:

HIGH CAPACITY FREE SPACE OPTICAL COMM

ACCOMPLISHMENT:

50/100 MILLIWATTS 300 MBIT MOD. IMPROVED LIFETIME 40 MW DFB LASER

FY87:

INCREASE LIFETIME IMPROVE DFB

FOR OPTICAL COMM. PHASED ARRAYS

OBJECTIVE:

SINGLE LOBE DIFF. LTD. 0.5-5 WATTS

0.3-4 GBIT MOD.

APPROACH:

MODE TECHNOLOGY AIGAAS COUPLED

JUSTIFICATION:

FREE SPACE COMM. INCREASED B. W.

ANTENNA SIZE < 10

ACCOMPLISHMENTS:

FOUR ARRAY TYPES **400 MW POWER**

FY86:

SINGLE LOBE DIFF. LTD. **500 MILLIWATTS**

LINEAR ARRAY FOR OPTICAL DISK BUFFER

OBJECTIVE:

DEMONSTRATE 10 ELEMENT ARRAY

APPROACH:

BUILD TECHNOLOGY ON AIGAAS CSP LASER

JUSTIFICATION:

TECHNOLOGY FOR 10E12 OPTICAL DISK BUFFER

ACCOMPLISHMENTS:

DEMO. 10 ELEMENT ARRAY 30 MILLIWATTS OUTPUT IDENTICAL FAR FIELDS

FY87:

INCREASE YIELD DEMONSTRATE LIFETIME

LASERS ARRAY AIGAAS PHASED SEMICONDUCTOR

PROGRESS/STATUS

PHASED ARRAY OF CSP-LOC LASERS

VARIABLE SPACING ARRAY

MODE MIXING ARRAY

SURFACE EMITTERS

"Y" COUPLED ARRAY

LASERS ARRAY SEMICONDUCTOR AIGAAS PHASED

SUMMARY

EVALUATED THREE ARRAY DESIGNS


DEMONSTRATED 400 MILLIWATTS

PROBLEM DOUBLE LOBED BEAM

DESIGNING SURFACE EMITTER AND "Y" COUPLED ARRAYS

FIBER OPTIC TRANSCEIVER

TRANSMITTER



FIBER OPTICS TECHNOLOGY

F. O. COMMON MODULE TRANSCEIVER

OBJECTIVE:

MIL/SPACE QUALIFIED F. O. TRANSCEIVERS

APPROACH:

DEVELOP AND DEMO. 10, 50, 200 & 1000

MBIT TRANSCEIVERS

JUSTIFICATION:

TRANSCEIVERS FOR F.O. NETWORK ON SPACE STATION

ACCOMPLISHMENTS:

PROTOTYPE 1000 MBIT 200 MBIT TX/RX **EDM FOR 10, 50**

FY87:

MIL/SPACE QUAL

FIBER OPTICS TECHNOLOGY

WAVELENGTH DIVISION MULTIPLEXING

OBJECTIVE:

DEMONSTRATE WDM TECHNOLOGY

APPROACH:

DEVELOP WDM COMPONENTS

JUSTIFICATION:

NETWORK EFFICIENCY INCREASED CAPACITY FAULT TOLERANCE

ACCOMPLISHMENTS:

4 OPTICAL MUX/DEMUX 500 MBIT TX/RX WDM INFO SYSTEMS

FY 87

12 CHANNEL DEMUX

High Speed Token Ring Performance Analysis

Marjory J. Johnson

RIACS NASA Ames Research Center

ABSTRACT

The Fiber Distributed Data Interface (FDDI) is an ANSI draft proposed standard for a 100 megabit per second fiber-optic token ring. We have been studying FDDI because it is a candidate for use on the Space Station. In addition there is widespread interest in the protocol among governmental agencies other than NASA. This paper discusses both analytical and simulation studies of FDDI performance. Fairness of channel access for non-time-critical traffic using the FDDI protocol was studied analytically. Results show that fairness of the protocol depends on the relationship between frame size, the expected token rotation time, and the number of stations on the ring. The simulation study discussed herein was conducted to determine the suitability of FDDI for a specific governmental application.

FDDI token ring

- Fiber Distributed Data Interface
- Draft proposed ANSI standard
- 100 Megabit per second fiber-optic ring
- Timed token protocol
- Two classes of service
 - Synchronous guaranteed bandwidth
 - Asynchronous non-time-critical

Potential FDDI Uses

- Space Station
- SAFENET II navy submarines
- Federal Aviation Authority
- Naval Ocean Systems Center
- National Security Agency
- Northrup military aircraft

Reasons for Strong Interest in FDDI

- High speed protocol
- Emerging standard
- FDDI's flexibility to adapt to various applications
- FDDI's ability to integrate voice, video, and data
- Reliability considerations
- FDDI's reconfiguration capabilities

Theoretical Analysis – Publications

- Proof that Timing Requirements of the FDDI Token Ring Protocol are Satisfied
- Fairness of Channel Access for Non-Time-Critical Traffic Using the FDDI Token Ring Protocol

FDDI MAC protocol


- T_Opr expected token rotation time
- TRT token rotation timer
- TRT is reset when it expires and when the token arrives on time
- Synchronous transmission always allowed
- Asynchronous transmission only allowed to the extent that the token is ahead of schedule

Assumptions

- Each station uses full synchronous allocation
- S is total time for synchronous transmission during single cycle
- Infinite supply of asynchronous frames
- Asynchronous frame size is constant
- Stations abruptly cease transmission when timer expires
- No overhead

Extended cycle

```
m
m+1
m
m+1
```



Consecutive extended cycles

```
m-1
m
m+1
m
m+1
n
```

Asynchronous transmission pattern

- Asynchronous transmission time during extended cycle is exactly T_Opr — S
- Asynchronous access time shifts cyclically around the ring
- Stations have equal access to transmit asynchronous frames
- Result is independent of relative sizes of individual stations' synchronous bandwidth allocations

Further results – taking asynchronous overrun into consideration

- If M > n, fairness of asynchronous access depends on asynchronous frame size
- If M < n, fairness cannot be guaranteed

M = maximum number of asynchronous frames during an extended cycle

n = number of stations

Maximum no. asynchronous frames during an extended cycle:


$$[(T_Opr - L - S - O)/A]$$

L = lateness

S = synchronous transmission


0 = overhead

A = asynchronous frame transmission time




Channel Access for FDDI High Bandwidth Token Ring

M > 6



Channel Access for FDDI High Bandwidth Token Ring

M > 6



Channel Access for FDDI High Bandwidth Token Ring

M < 7

Unfairness can be created by higher layer phenomena, such as buffer congestion

Access to Channel						
Station	Sync Transmission (%)	Async Transmission(%)				
1	13	7.4				
2	0	12.5				
3	0	12.5				
4	0	8.6				
5	0	11.6				
6	0	11.3				

Application Study

Problem

Governmental agency application

• Desired results


Determine response time

Measure system degradation as increase workload

Vary protocol parameters

Method of study

Used LANES



Future Studies

- Hold workshop to compare FDDI with SAE/AE-9B token ring protocol
- Determine how end application dictates communication requirements
- Study distributed system reconfiguration

STAR* BUS

J. Rende/GSFC

CHARACTERISTICS	
SYSTEM	
0	

O ONGOING TASKS

SCHEDULE


0

SOME TEST RESULTS

С

STAR*BUS MAJOR CHARACTERISTICS

- LOCAL AREA NETWORK OF 32 REDUNDANT BUS INTERFACE UNITS (BIUS)
- SIMPLE, RELIABLE FIRER OPTIC TECHNOLOGY
 LED EMITTER
 PIN PHOTO DETECTOR
 PASSIVE STAR COUPLER
- DISTRIBUTED BUS ACCESS PROTOCOL (CSMA/CD/TS)
- PACKETIZED DATA DISTRIBUTION
- LAYERED NETWORK MANAGEMENT
- BROADCAST BUS TOPOLOGY AT 100 MB/S
- BUS IMPACT IMMUNITY FROM USER TURN-ON, TURN-OFF, AND CHANGES



BUS ARBITRATION HANDSHAKING → CONSOLE USERS → USER BIU ARCHITECTURE & DATA ROUTING CPU/MEMORY 3CH RS-232 11CH RS-232 RS-232 HSI (88000)(20 MB/s) PATA 19 ADDRESS 16 DATA 19 ADDRESS CONTROL CONTROL DATA ADDRESS 9 TRANSMITTER CONTROL DECODER NEWORK F/O STAR CPLER

FRONT END PROCESSOR

INTERFACE

					;	∞	
						-27.0 a BER < 10 ⁻⁸	
						~	
_						3Ł.K	
DBA				1	1	æ	
-3.0 рвм	0.	0.	-1.5	-0.5	9	•	+2.0
-3	-2.0	-18.0	7	0-	-25.0	-27	+ 5
		•					
	S	Ŧ	RS	9		RCVR MIN DET SIGNAL	
×	BLE	PA	010		KEL	918	
LAUNCHED PUWER	TERMINATED CABLES	32 X 32 WORST PATH	COUPLER CONNECTORS	DETECTOR COUPLING	MIN SIGNAL LEVEL	ĒŢ	SYSTEN MARGIN
<u>-</u>	I E D	2	00	ر د	MAL	Ż	MAR
HE.	NA	32	ER.	T01	918	MI	Z
)NO	Σ Z	×	JUPI	:TE(2	X.	/STI
٦	1	3%	Ξ	Ħ	ΙΞ	<u>~</u>	S

OPTICAL BUS TRANSMITTER

- o LIGHT SOURCE AL GAAS LED MOTOROLA MFOE 1202
- o LED CHARACTERISTICS
- PEAK EMISSION AT 815 NM
- OUTPUT SPOT DIAMETER IS 250 UM
- MINIMUM LAUNCHED POWER USING SCREENING IS 500 UW
- o FOR I_F = 180 ma LED RISE TIME = 2 ns AFTER 50 METERS RISE TIME < 3.5 ns

O .LIGHT DECTOR - PIN PHOTO DIOD KCA C30971E

O PIN CHARACTERISTICS

- RESPONSITIVITY AT 815 UM IS .5 A/W

- RISE, FALL TIMES = .5 NS

0 RCVR SENSITIVITY = -27 DBM a BER 10 $^{-8}$

0 DYNAMIC RANGE > 25 DB

PRESENT TASK: IMPLEMENT ISO LAYERS 3 AND 4

DESCRIPTION

O INSTALL ISO STANDARDS TP4/IP

O FILE TRANSFER, REMOTE LOGIN HOST APPLICATIONS

STATUS

BUI HARDWARE CHANGES TESTED

INTERRUPT CONTROLLER

EXPANDED MEMORY

O SERIAL HIGH SPEED PORT ON HOST SUCCESSFULLY TESTED

WITH TEST DATA

O CODE BEING TESTED

PRESENT TASK: BUS INTERFACE UNITS - LSI INSERTION

DESCRIPTION

SUBSTITUTE GAAS GATE ARRAY FOR ECL FOR HIGH SPEED LUGIC

FUNCTIONS IN DECODER

SUBSTITUTE CMOS GATE ARRAY FOR TTL LOGIC IN DECODER C

FUNCTIONS IMPLEMENTED (GAAS)

PACKET FLAG STRIPPING

16 BIT SERIAL TO PARALLEL CONVERSION

16 BIT POLYNOMIAL (CRC) DIVISION REGISTER

16 BIT DATA LATCH

70 % DECREASED POWER CONSUMPTION PREDICTED

LISTED FUNCTIONS PRESENTLY = 5 WATTS

LISTED FUNCTIONS WITH GAAS SUBSTITUTION = 1.4 WATTS

STATUS

TEST VECTORS FOR GAAS GENERATED

CIRCUIT SIMULATION FOR GAAS SUCCESSFULLY TESTED UP


450 MB/S

O INITIAL STAGES OF GAAS CHIP FABRICATION UNDERWAY

(SPERRY-TRIOUINT)

CMOS GATE ARRAY CKT SIMULATION UNDERWAY

C-2



TASK DESCRIPTION

INTERCONNECTS FDDI RING TO STAR*BUS

USES STAR*BUS BIU LAYERS 1 - 3

USES FDDI NIU LAYERS 1 - 3

ELECTRICAL INTERFACES TO SERIAL HIGH SPEED 1/0

PROTOCOL INTERFACE AT LAYER 3

FRAGMENTATION

NODE ADDRESS MAPPING

O COLLECT STATISTICS


TASK STATUS


CDR TO BE HELD IN NOVEMBER 1986


0


PRESENT TASK: CUSTOMER INTERFACE ADAPTER

	INTEGRATE A VARIETY OF MODULAR, POPULAR HARDWARE INTERFACES	INTO A UNIT THAT FUNCTIONS WITH THE STAR*BUS BIU	THE UNIT WILL HAVE HIGH THROUGHPUT CHARACTERISTICS AND WILL	FEATURE AN ADAPTABLE ARCHITECURE FOR INCORPORATING DATA	MANAGEMENT LAYERS ONE AND TWO IN FUTURE DESIGNS		CONTRACT WITH FAIRCHILD SPACE COMPANY	PHASE ONE IS GATHERING INPUTS FORM POTENTIAL USERS AND UMS	INTERESTED PARTIES) PHASE TWO IS DESIGN, FABRICATION AND TESTING
N N	0		C				C	0		0
DESCRIPTION						STATUS				










NFTWORK GATEWAY INTEGRATE,TEST

GAAS INSERT, TEST

NFT COMM PROT INSTALL,TEST NSTL P/L SIM INSTALL, TEST CHSTOMER INTERFACE ADAPTER INTEGRATE, TEST STAR*BIIS INSTALL JSC



A. DATA GATHERED


O RUFFER-FULL STATISTICS ON RECEIVING BIU


(OUEUE SIZE = 1) VERSUS OFFERED TRAFFIC

O COLLISION RATE ON FIBER OPTIC BUS VERSUS

OFFERED TRAFFIC

B. RESULTS COMPARED TO POISSON DISTRIBUTION MODEL





A Distributed Processing Network Simulator (DPNS)

Silvano Colombano (project leader)
Karyn Weinstein (programmer)
Sharon Doubek (user interface)
Donald Dubois (ECSS consultant)

Terry Grant (project monitor)

RECOM Software Inc., Contract nr. NAS2-12172

OUTLINE

- Purpose of project
- System description
- Output reports
- Applications
- Sample scenarios
- User interface
- Future development

Purpose of the Project: SIMULATION OF THE SSIS UNDER REALISTIC WORKLOAD CONDITIONS

SSIS USER: establish whether the SSIS environment meets user regulrements

- system availability
- running times

SSIS DESIGNER: find potential bottlenecks

- effects of different hardware configurations
- effects of different ISO/OSI protocols

SIMULATION RESEARCH: increase the usefulness of simulation tools

- user interfaces
- model based expert systems
- automatic workload management

System Description

Language: ECSS (Simscript)

Defined at run-time

- Network architecture
- Workload characteristics

Compiled

- Foreground job structure
- Background job structure

Network Architecture

Network topology

- Nr. of LANs
- Connectivity
- Bridges and gateways

For each LAN

- Nr. of nodes
- ISO/OSI protocols

For each node

Devices (type and quantity)

For each device

 Characteristics (ex. execution rates, transmission rates, latency, etc.)

System definition: Nodal Physical Device Configuration

--- NODAL PHYSICAL DEVICE CONFIGURATIONS ---

PHYSICAL DEVICE NAME	NO. OF DEVICES	EXECUTION/TR DEFAULT	EXECUTION/TRANSMISSION RATE DEFAULT USER SPECIFIED	DATA UNIT	ACCESS LATENCY (SECS)
LAN **					
NODE # 1					
TAPE. DRIVE	77	+2.00E+06	+2.00E+06	BYTES/SEC	3.000
PROCESSOR	o •	+4.00E+06	+4.00E+06	BYTES/SEC	0.500
DISPLAY	- 0	1988 888	+7.00E+00	INSTRUCTIONS/SEC	9.
INSTRUMENT	ı —	+2.00E+06	+2.00F+06	BITS/SEC BITS/SEC	1.668
CLOCK	-	100.000	100.000	BITS/SEC	
SENSOR	n	5000.000	5000.000	BITS/SEC	
VOICE	,	16000.000	16000.000	BITS/SEC	3.000
PRINTER		+2.20E+07 100.000	+2.20E+07 100.000	BITS/SEC BYTES/SEC	9. 3.
NODE # 3					
TAPE.DRIVE	▼1	+2.00E+06	+2.00E+06	BYTES/SEC	3.606
DISK.DKIVE	م	+4.00E+06	+4.00E+06	BYTES/SEC	0.500
PROCESSOR	- (+2.00E+06	+2.00E+06	INSTRUCTIONS/SEC	.0
THE POLICE OF THE PARTY OF THE	7 (19000.000	19000.000	BITS/SEC	1.000
I NO I NOMEN I	o -	+2.00E+06	+2.00E+06	BITS/SEC	.00
SENSOR	- r7	5000.000	100.000 5000 000	BITS/SEC	
VOICE	•	16888 888	16000 0000	B113/35C	
VIDEO	-	+2.20E+07	+2.20E+07	BITS/SEC	3.00
PRINTER		100.000	100.000	BYTES/SEC	3.000
CAN # 2					
NODE # 1					
TAPE DRIVE	•	00.100	1		
DISK. DRIVE		+2.00E+06 +4.00F+06	+2.00E+06	BYTES/SEC	3.000
PROCESSOR		+2.00E+06	++.00E+06 +2.00E+06	BY LES/SEC INSTRINCTIONS /SEC	Ø.500
DISPLAY	-	19000.000	19000.000	BITS/SEC	900
INSTRUMENT	₩ •	+2.00E+06	+2.00E+06	BITS/SEC	0.0
	-	999.999	999.991	BITS/SEC	Θ.

System definition: Nodal Logical Device Configuration

--- NODAL LOGICAL DEVICE CONFIGURATIONS ---PHYSICAL DEVICE TYPE DISPLAY SENSOR INSTRUMENT TAPE.DRIVE DISK.DRIVE SENSOR CLOCK INSTRUMENT TAPE.DRIVE DISK.DRIVE VOICE TAPE.DRIVE INSTRUMENT TAPE.DRIVE DISK.DRIVE INSTRUMENT INSTRUMENT SENSOR INSTRUMENT TAPE. DRIVE DISK. DRIVE DISPLAY SS.PAYLOAD.UTILITIES.SENSORS REAL.TIME.CLOCK PAYLOAD. TEST. UNIT SS. PAYLOAD. PLATFORM PAYLOAD. MONITORING. SENSORS PAYLOAD. CHECK. UNIT TAPE. DRIVE3 DISK. DRIVE3 LOGICAL DEVICE NAME SENSORS SS.PORT.ROT.UNIT TAPE.DRIVE4 DISK.DRIVE4 RECORDER CUSTOMER. TAPE SS. PAYLOAD TAPE. DRIVE2 DISK. DRIVE2 SSDS TAPE.DRIVE1 DISK.DRIVE1 CUSTOMER.MMI NODE # 3 NODE # 2 NODE # 1 NODE # 1 - - 3 LAN# 2 DISPLAY

User Defined Workload Characteristics


Foreground job

- · Location of job and subjobs
- Logical devices used
- Nr. of instructions for each subjob
- Assignment of logical devices to physical devices
- Amount of I/O to/from I/O bound subjobs

Background jobs

 Frequency of job initiation (uniform random distribution throughout the network)

System definition: Foreground Job Structure



JOB	HIERARCHY LEGEND
	SEQUENTIAL EXECUTION
&	PARALLEL EXECUTION

System definition: Workload Job Mappings

SYSTEM DEFINITION

--- WORKLOAD JOB MAPPINGS ---

MAPPED JOB/SUBJOB NAME	MAIN JOB
LAN # 1	
NODE 1	
SS.PAYLOAD CONTROL.UTILITIES	SS.PAYLOAD SS.PAYLOAD
NODE # 3	
INITIALIZE CHECKOUT	SS.PAYLOAD SS.PAYLOAD
LAN # 2	
NODE 1	
OPERATE POINT MAINTAIN	SS.PAYLOAD SS.PAYLOAD SS.PAYLOAD
NODE # 2	
ROTATE.SS.PORT USE.UTILITIES PERFORM.EXPERIMENT	SS.PAYLOAD SS.PAYLOAD SS.PAYLOAD

System definition: Job description

SYSTEM DEFINITION

JOB DESCRIPTION FOR CONTROL.UTILITIES

CPU INSTRUCTIONS EXECUTED: +8.00E+06

	SIZE (BYTES)	1766.606 4.606 1766.666 1766.666		SIZE (BYTES)	1700.000 1700.000 1700.000
JOB INPUTS	SOURCE	SS.PAYLOAD.UTILITIES.SENSORS REAL.TIME.CLOCK SSDS CUSTOMER.MMI	JOB OUTPUTS	DESTINATION	DISPLAY RECORDER SSDS.DB1
•	<u> </u>	SS.PAYLOAD.UTILITIES.STATUS TIME SS.PAYLOAD.UTIL.DIRECTIVES SS.PAYLOAD.UTIL.DIRECTIVES		۵۱	SS.PAYLOAD.UTILS.CMDS SS.PAYLOAD.UTILS.CMDS SS.PAYLOAD.UTILS.CMDS

Output Reports

System definition (input)

System reports (avrg., max. and s.d. of all relevant values)

- Execution
- Processor utilization
- Queues
- Transmission

Job reports (avrg., max. and s.d. of all relevant values)

- Nr. of instances and completed instances
- Instance length
- Time executing, transmitting and blocked

Processor Execution Output report:

Outbo	Juc			S C C C	SOI	
			EXECU	EXECUTION REPORT		
DEVICE NAME		TOTAL EXECUTION TIME	JOB NAME	JOB EXECUTION TIME	% OF DEVICE EXECUTION	
20 20 40 -						
-						
PROCESSOR	-	190.000000	OPERATE POINT	5.0000000	2.632	
			MAINTAIN BG.PAYLOAD	30.000000 5.000000	15.789 2.632	
			BGINITIALIZE	10.0000000	5.263 10.526	
			BCPOINT	20.000000	10.526	
			BGROTATE.SS. BGPERFORM.EX	5.000000 5.0000000	23.684	
NODE # 2						
PROCESSOR	-	114.900000	ROTATE.SS.PO PERFORM.EXPE READ.DB	45.0000000 5.0000000	39.164 4.352 0.696	
			WRITE.DB BGINITIALIZE BGCHFCKOUT	1.166666 16.666666 16.666666	8.703 8.703	
			BCOPERATE BCMAINTAIN	5.000000	4.352	
			BGCONTROL. UT	8.600000	6.963	
	•	000007	311111111	8	5.787	
PROCESSOR	7	99999	READ.DB WRITE.DB	0.700000 0.700000	6.816 818	
			BG.PAYLOAD BGINITIALIZE	5.000000 10.000000	5.787 11.574 23.148	
			BGCHECKOO! BGPOINT BGUSE.UTILIT	5.000000	46.296 5.787	

Output report: Processor Utilization

S
ပ
-
-
S
-
-
<
-
S
Z
0
_
-
<
_
-
3
-
S

FROM 6. TO +1.0E+03

----PROCESSOR UTILIZATION REPORT ----

U T I L I Z A T I O N T I M E AVERAGE MAXIMUM			3.078431 45.000000		2.778947 45.000000			7.916667 45.000000		2.051786 45.000000 1.963636 20.000000
NUMBER OF ACTIVATIONS			51		76			24		56 44
DEVICE NAME	LAN 🕴 1	NODE # 1	PROCESSOR # 1	NODE # 3	PROCESSOR # 1	LAN # 2	NODE # 1	PROCESSOR # 1	NODE # 2	PROCESSOR # 1 PROCESSOR # 2

Output report: Job SS.PAYLOAD

SIMULATION STATISTICS

FROM 0. TO +1.0E+03

JOB REPORT FOR SS.PAYLOAD
LAN # 1 NODE # 1
FROM 0. TO 1000.00

TOTAL NUMBER OF INSTANCES

NUMBER OF COMPLETED INSTANCES

AVERAGE INSTANCE LENGTH

STANDARD DEVIATION INSTANCE LENGTH

MAXIMUM INSTANCE LENGTH

896.151726

TOTAL LENGTH OF INSTANCES

		_	INSTANCE		X TOTAL
	AVERAGE	STD DEV	MAXIMUM	TOTAL	INSTANCE LENGTH
EXECUTION	5.00000		5.000000	5.000000	0.558
TRANSMISSION	9		.00		ó
BLOCKED FOR LOADING	6				ø.
BLOCKED FOR ACTIVATION	6		.0	•	ø
BLOCKED FOR TRANSMISSION	6			•	ø
BLOCKED FOR ALLOCATION	•			Ö	
BLOCKED FOR STORAGE	6	ø			·. •

Output report: Job READ.DB

JOB REPORT FOR READ.DB FROM 0. TO 1000.00

	406864	16.732319	599895	799042	
TOTAL NUMBER OF INSTANCES 29		STANDARD DEVIATION INSTANCE LENGTH 16.		TOTAL LENGTH OF INSTANCES 649.	

	AVERAGE	TIME PER I STD DEV	INSTANCE	TOTAL	X TOTAL INSTANCE LENGTH
EXECUTION	0.10000	0.000000	0.100000	2.900000	9.446
TRANSMISSION	10.03164	0.052676	10.125000	290.917625	44.778
BLOCKED FOR LOADING	9			9	e e
BLOCKED FOR ACTIVATION	8.55499	15.381331	45.498645	248.094942	38.188
BLOCKED FOR TRANSMISSION	13.75186	9.311171	54.606586	398 804100	171 19
BLOCKED FOR ALLOCATION	6		6	9	
BLOCKED FOR STORAGE	6	6			. 6

Applications Planned

Design evaluation aid

- DMS design from work package 2
- DMS test-bed design
- System autonomy studies at ARC
- Parallel processing concepts at ARC


Operations planning and evaluation

Operational LANs at ARC


Example: three scenarios

SCENARIO 1	SCENARIO 2	SCENARIO 3
1 LAN	1 LAN	2 LANs
Localized FG	Distributed FG	Distributed FG


DPNS VERSION 2.0 SCENARIO 1




DPNS VERSION 2.0 SCENARIO 2



DPNS VERSION 2.0 SCENARIO 3





Foreground Job Completion Time (sec) mean & (sd)

	SCENARIO 1	SCENARIO 2	SCENARIO 3	SCENARIO 3
	1 LAN Localized FG	. 1 LAN Distributed FG	2 LANs (GW 1 Mbit/sec) Distributed FG	2 LANs (GW .5 Mbit/sec) Distributed FG
Low activity BG	589 (28)	557 (28)	658 (155)	713 (164)
High activity BG	(98) (99)	802 (377)		

User Interface

Present: INGRES Data Base on Vax

Testing soon: INGRES Data Base on IBM AT

Planning: Window and graphics environment

on IBM AT

Concept definition: Expert user interface on next

generation personal workstation

Future Development

Respond to user needs

- Scenarios
- Job types
- Devices

Increase the sophistication of the user interface

- Graphics
- Al technology

Some ideas:

- User defined job(s) (at run-time)
- Library of pre-defined jobs
- ISO/OSI protocols
- Turn into stand-alone system

DISTRIBUTED PROCESSING CONCEPTS INTRODUCTION

&

FDDI/FODS BASIC COMPARISON

Williamsburg Workshop

November 18-20, 1986

ARC-RI

Terry Grant

DISTRIBUTED PROCESSING CONCEPTS

TECHNOLOGY DEVELOPMENT OBJECTIVES:

Extend Data Processing Utility to the End User:

- Increased Performance
- Extensibility
- Availability
- Resourse Management

Importance & Metrics
are Application Dependent

DISTRIBUTED PROCESSING CONCEPTS

METHOD:

- 1. BOTTOM-UP UNDERSTANDING...

 NECESSARY FOR NEW SYSTEM INSIGHTS

 COMPONENTS PROTOCOL WORKLOAD

 SIMULATION PROVIDES THE PRIMARY BASIS!
- 2. TOP-DOWN SYSTEM STUDIES...

 DESIGN EVALUATIONS FOR SPACE STATION

 FOR AI/AUTOMATION NEEDS

 CONCEPTUAL STUDIES OF DISTRIBUTED PROCESSING


 ANALYSIS SIMULATION EMULATION TEST H/W

 AS REQUIRED (EG.: FOR A NEW DISTRIBUTED OPERATING SYSTEM. FOR RELIABLE DATA NETWORK MANAGEMENT)
- 3. DEFINE A DISTRIBUTED PROCESSING RESEARCH FRAMEWORK...


 FOR TRACKING, CHARACTERIZING SIMILAR WORK.

 & PUTTING RESULTS IN THE CONTEXT OF APPLICATIONS

LOAD AND THE LANES3 SIMULATIONS



LOCAL AREA NETWORK EXTENSIBLE SIMULATOR VERSION III ISO—OSI MODEL



PHYSICAL LAYER

LINK LAYER

- STAR OR TOKEN PASSING RING

- FODS OR FDDI TOKEN RING MEDIA ACCESS CONTROL

(ANSI X3T9/84-X3T9.5/883-16 Rev. 7.2)

NETWORK LAYER

LOAD LAYER

- USER DEFINED MESSAGE BUFFERING

- USER DEFINED MESSAGE DESCRIPTORS


PRELIMINARY PERFORMANCE COMPARISON, using LANES3 FDDI(async) vs. STAR*BUS/FODS

ASSUMPTIONS:

- o POISSON DISTRIBUTION on INTER-ARRIVAL of LOAD MESSAGES
- o 2KBYTES PER LINK LAYER FRAME
- o INSTANT RECEPTION OF MESSAGES AT LOAD LAYER (STD ASSUMPTION)
- o LARGE FIFO BUFFERS AT NETWORK LAYER
- o TEN NODES OR STATIONS


BASELINE FOR FUTURE APPLICATION-SPECIFIC STUDIES

AVERAGE LOAD TO LOAD DELAY VS. THROUGHPUT FODS & FDDI - 10 Stations and Single Frame (2kbyte) Messages sneed.





AVERAGE LOAD TO LOAD DELAY VS. THROUGHPUT FODS & FDDI - 10 Stations and Multiple Frame (2kbyte) Messages *** Throughput Fods *


----- FODS ------ FDDI (async)



MAXIMUM LOAD TO LOAD DELAY VS. THROUGHPUT FODS & FDDI - 10 Stations and Single Frame (2kbyte) Messages stateol







APPLICATIONS INFORMATION AN IMPORTANT NEED

• EXAMPLE - EUROPEAN INDUSTRIAL DATA TRAFFIC MODEL:*

Traffic Scenario	Useful frame length (octets)	Priority	Deadline (ms)	Average number of messages/second/station			
				WORKSHOP	TELEPHONES	FACTORY	
ALARMS	30	0	0	1	0	0.25	
SENSORS/ ACTUATORS	30	1	5	80	0	20	
TELEPHONES	250	1	15	0	32	14,6	
TRANSACTIONS	200	2	20	10	0	2	
FILES	2000	3	50	0.5	0	0.1	

^{*} from Gerard Le Lann, INRIA, France

- o SPACE STATION DMS TRAFFIC MODEL(S) ?
- O U.S. INDUSTRIAL DATA TRAFFIC MODELS FOR FDDI, SAE-9B, STAR*BUS ?

A Systems Level Approach to Distributed Processing

November 18, 1986

by

Robert J. Meier, Jr. (415) 694-6526

NASA

Ames Research Center Moffet Field Mountain View, CA 94040

A Systems Level Approach to Distributed Processing

Date of Presentation: November 18, 1986

(20:15)

- 0. (1:30) Introduction
 - A. (0:15) [Title] Title, Name, and Extension
 - B. (0:30) [Goal] The overall project goal is to develop techniques for cost-effectively producing software for high-performance general-purpose computers.
 - C. (0:45) [Presentation] This presentation will describe the problem, the necessary elements of a solution, and an example solution.

- 1. (5:30) [Problem] Single processor architectures have hit physical performance limits and cannot meet growing needs.
 - A. (1:00) [Speed] The solid line shows the instruction rate of high-end commercial single processors versus time. The dotted line shows the instruction rates demanded by high-end commercial applications. In the past, memory speed was the bottleneck, and only in the last decade has a need for processing speed been keenly felt. Today, commercial high-end processors are at or near fundamental physical limits. Space Station experiments are high-end users.
 - B. (1:15) [Communication] Instruction fetch limitations are illustrated, by noting that as the memory size, indicated by white boxes, grows, fetch time grows. The time to select a new instruction address at the processor, black box, address it, grey box, and fetch it, is bounded below by signal propagation speed. If memory elements have a minimum physical size, are accessed by a single processor, with a random distribution we can calculate an upper limit on instruction rate. Space Station experiments will have tight communication restrictions.
 - C. (0:30) [Miniturization] Current research is examining ways to reduce the minimum physical size of memory elements, by using nonelectronic storage, such as optical or cryotronic. These change the calculated performance limits, but are currently infeasible, and only provide a decade's respite.
 - D. (0:30) [Restructuring] Current research is examining ways to automatically restructure algorithms to increase locality. This also changes the calculated performance limits, but typical algorithm classes, like compilers are considered intractible.
 - E. (0:45) [Parallel] This research assumes the use of parallel processors (black) distributed through memory (white). As the tasks and machine size grow, the number of processors also grows, so mean communication distances are reduced and instruction rates increased.
 - F. (1:00) [Saturation] Any architecture that imposes global dependence on a fixed set of components limits computer performance. When demand for the critical

component is low, the growth in performance is linear, dotted line. When the critical component is being fully utilized, saturation is reached as indicated by the solid line. When the critical component is overused, contention and other overhead, will frequently reduce performance below saturation.

II. (6:00) [Solution] We need a computer, with no architecturally

imposed performance limits.

A. (1:15) [Extensibility] When we need more speed, we need the ability to add more processors to increase throughput. The dotted line shows the ideal growth of performance with number of processors. shaded area indicates the desired performance growth when we have no global dependence on a spatially bound resource. For Space Station, we can't afford to swap out old hardware in order to increase performance. For some applications, over some finite range, actual performance may exceed the ideal Such a system is called extensible or assymptote. scalable.

B. (1:15) [Dynamic] When physical components fail, or task requirements change, we need to switch component usage without stopping the entire machine. running on three diagram shows three tasks subsections of the machine. When one processor fails (X), idling (0) and replacing (circle) it should not disturb the other tasks. This means that we have no global dependence on a timely bound resource. In Space Station we can't afford to shutdown an entire system to upgrade individual subsystems.

C. (0:30) [Reconfigure] Extensibility + Changeability =

Dynamic Reconfigurability.

D. (1:00) [Classes] These constraints can be characterized more precisely in terms of seven constraints applicable to all levels of hardware, software, and firmware. A detailed explanation of these is beyond the scope of this talk, but seven algorithms can be used to loosely represent them. (Matrix arithmetic, Alpha-Beta search, Masking, Tree sort, Loader, Exhaustive Graph Tracer, Compiler)

E. (1:30) [Current] Classic Vector (Kuck), Dataflow (Gadjski), and Neural Net (Hopfield) architectures can handle some of these algorithms in parallel, but not all. In practice, any implementation can handle all in sequential mode, but not in parallel. Together, their capabilities overlap to form a complete set.

III. (7:15) [Example] Thousands of processors can be programmed cost-effectively by hierarchically structuring the processing resource similarly to memory.

A. (1:30) [Multiplier] As a simple example, an eight-byte multiplier can be built hierarchically in software from atomic processors to obtain a high degree of parallelism. Note that the eight-byte multiplier recursively includes four-byte multipliers.

B. (0:45) [Transparency] The programmer using the multiplier need not know whether he is using a special-purpose chip or a process structure. With a compiler, the low-level details of the machine are hideable from the high-level language programmer.

C. (1:00) [Structures] As with data structures, a small number of process structures suffices. An example set is shown, but applications and experience will dictate which particular set among many is most suitable. If, while, and expressions are the ordinary ones, save that functions of processing may exist (e.g. run status). Indirect addressing (array brackets) might simply be extended to select processors as well as memory. When might be used to state an event, after which some statement will be executed. Just as memory is requested and freed, processing might be requested and freed with a halt statement.

D. (1:45) [Federal] A federal resource allocation scheme is a scalable, dynamically reconfigurable. This walkthru illustrates a case where process D requests 2 more resources which are not available until process B terminates and returns its 6 resources. Note that successive levels (G) of the tree control larger portions (by factor of 4) of the total resources so that each node can see a constant service load.

E. (0:45) [Distributed] The operating system will be scalable if it can run on any node. Each node must be able to act as a controller. Though remote calls are currently done only on loosely-coupled systems, we are discussing a closely-coupled system.

F. (1:00) [Simulation] An operating system and several hardware implementations have been designed and a register-level simulation has been performed. The simulation indicated that about 25% of the processors could be kept usefully occupied while 12% were involved with overhead.

IV. (1:00) [Summary] High performance requires a scalable, dynamically configurability. This can be cost-effectively programmed using structured programming of the processing resource and a dynamically reconfigurable operating system and hardware.

Project Goal

To

Develop Techniques for

Cost Effectively

Programming

High-Performance

General-Purpose

Distributed Processors

Presentation

Problem


Solution

Example


Problem

Fundamental physical limits prevent current computer architectures from supplying the processing demands of the future.


Communication Time versus Memory Size





Processing Speed Supply versus Demand




Current Research to Minimize Physical Size








Current Research to Minimize Access Distribution



while 0 ≤ i < 11, while 0 ≤ j < 11, if f(a(i, j)) then g(a(i, j))




k = 0
while 0 \(\) i < 11,
 while 0 \(\) j < 11,
 if f(a(i, j)),
 x(k) = a(i, j),
 k = k+1.
while 0 \(\) i < k
 g(x(k))</pre>




Source Code Restructuring

Communication Time versus Memory Size




Saturation



Solution


A scalable, dynamically reconfigurable architecture is necessary.


Extensibility



ORIGINAL PAGE IS OF POOR QUALITY

Dynamic Replacement





Dynamic Reconfigurability


Extensibility

+

'Hot' Replacement


Dynamic Reconfigurability

Algorithm Class Representatives



Machine Class Representatives


1000



Example


Thousands of processors can be cost-effectively programmed by structuring the processing resource similarly to memory.

Structured Programming of Processing Example




Compiler Hides Structure versus Special-Purpose Hardware from Programmer

- **■** Idle Processor
- Active Processor
- Special-Purpose Hardware
- L Idle Memory
- Active Memory





Special-Purpose Hardware




Processing Structure


Minimum Processing Structure Set Example







Distributed Control





Simulation





Summary

Problem: Fundamental physical limits prevent current computer architectures from meeting the processing demands of the future.


Solution: A scalable, dynamically reconfigurable architecture is necessary.

Example: Thousands of processors can be cost-effectively programmed by structuring the processing resource similarly to memory.

SPACEBORNE OPTICAL DISK CONTROLLER DEVELOPMENT

Thomas A. Shull


National Aeronautics and Space Administration Langley Research Center, Hampton, Virginia



ORIGINAL PAGE IS OF POOR QUALITY

Optical Disk Buffer

Preliminary Design Review



Optical Disk Buffer


Preliminary Design Review

SPOT GEOMETRY AND TRACK SPACING

- GEOMETRY
- 9 ELEMENT ARRAY 8 DATA + 1 TRACKER
- 1.4 µm TRACK PITCH
- 2.1 µm GUARD BAND BETWEEN DATA BANDS
- 0.7 µm SPOT DIAMETER
- 1 TRACKING
- SPIRAL PATTERN
- CLOSED LOOP RECORDING AND PLAYBACK
- PREFORMATTED PERMANENT PILOT TRACK
- PILOT TRACK CONTAINS RADIUS (TRACK NUMBER) IDENTIFICATION DATA AT SEPARABLE LOW DATA RATE

3-2

PERMANENT PILOT TRACK



2-176

Optical Disk Buffer

Preliminary Design Review

BUFFER DATA TRACK SPECIFICATION

NUMBER OF USER BITS/REVOLUTION/TRACK	1,081,344
NUMBER OF FORMATTED BITS/REVOLUTION/TRACK	1,291,612.8
OVERHEAD ADJUSTMENT FACTOR (1)	1.20
NUMBER OF SECTORS/REVOLUTION/TRACK	33
NUMBER OF USER BITS/SECTOR	32,768 BITS
WILLIAM ON COOCAGE WINES	4.330 INCHES
MAXIMIM RECORDING RADIUS	6,805 INCHES
TOTAL RECORDING DISTANCE	2,475 INCHES
RECORDING SPOT SIZE	0.71 µM
RECORDING DENSITY [3 0 (1,7) CODE]	0.75 FEATURES/
TRACK DENSITY	8 TRACKS/13,3
NUMBER OF TRACKS/SURFACE	37,813
TOTAL BUFFER USER DATA CAPACITY (24 SURFACES)	9.813 x 10 ¹¹
DICK BOTATION DATE	15.413 R/s
LINER DATA RATE	16.67 MB/s
FORMATTED DATA RATE	20.00 MB/s

BITS

811

X X

BRASSBOARD WILL NOT USE ALL THE OVERHEAD CONTRIBUTORS (E.G. EDAC) OF THE FINAL SYSTEM, BUT THE FORMATTED RATE OF THE FINAL SYSTEM WILL BE MAINTAINED. THUS, THE DATA STREAMS FROM THE BRASSBOARD BUFFER WILL (1) THE DATA OVERHEAD FACTOR FOR THE PROTOTYPE WILL BE 20%. BE DISCONTINUOUS.

SPACEFLIGHT OPTICAL DISK CONTROLLER DEVELOPMENT

OBJECTIVES

Foster the application of Erasable Optical Disk Memory Technology for NASA Spaceflight Data Systems, with emphasis on developing system controller designs which meet NASA mission requirements and constraints.

Develop and maintain technical cognizance of the Optical Disk Buffer development and ground controller development

0


- Review the Optical Disk Buffer design as it evolves for areas potentially affecting spaceflight utilization and NASA unique requirements and constraints 0
- Provide an advocay support role for implementation of this technology into NASA spaceflight applications ٥
- Develop NASA system-level user interface functional requirements for spacefiight applications ٥
- Translate system-level requirements into controller interface requirements 0
- Develope a flight controller system; which, combined with the Optical Disk Buffer will provide a key capability for future spaceflight data and information systems

0

APPLICATION DRIVERS


GROUND BASED


HIGH SPEED MASS MEMORY DATA ARCHIVES CONTROLLED ENVIRONMENT NETWORK/BUS INTERFACE




SPACEBORNE

MULTIPLE HOST/SOURCE
LAUNCH SURVIVAL
SPACE ENVIRONMENT
DIVERSITY OF DATA ROUTES








TOP LEVEL ARCHITECTURE

FOR

OPTICAL DISK MASS MEMORY SYSTEM

ODMMS INTERFACE/SYSTEM CONSIDERATIONS

SYSTEM TOPOLOGY



STORAGE APPLICATION

RANDOM ACCESS MEMORY (NON SEQUENCIAL FILES)

FIFO BUFFER (TEMPORARY STORAGE WITH I/O RATE CHANGE)

SPOOLER (LONG CONTINUOUS FILES)

ENVIRONMENTAL CONSIDERATIONS SPACEBORNE ODMMS OPERATIONAL AND

DATA RATE AND CAPACITY
SELF TEST
DYNAMIC RECONFIGURATION
MODULARITY
SERVICEABILITY

SIZE, WEIGHT AND POWER
LAUNCH SURVIVAL
VACUUM
ZERO GRAVITY
RADIATION
ANGULAR MOMENTUM (DRIVE)

FUNCTIONAL PARTITIONING ISSUES

ERROR CORRECTION/DETECTION (EDAC)

DATA FORMATTING

DATA MULTIPLEXING

FILE MANAGEMENT

READ/WRITE DATA BUFFERS

SELF TEST/DIAGNOSTICS

CONFIGURATION CONTROL

OPERATIONAL REQUIREMENT DRIVERS

USER FUNCTIONAL/PHYSICAL INTERFACE SIMULTANEOUS INPUT AND OUTPUT DYNAMIC RECONFIGURATION I/O RATE CHANGE

FUTURE WORK

OPTICAL DISK BUFFER

TECHNOLOGY DEMONSTRATION 1987

BRASSBOARD ODB DEMONSTRATION - 198?

ODB ENGINEERING DEMONSTRATION UNIT

CONTROLLER

SPACEBORNE ODMMS/CONTROLLER REQUIREMENTS DOCUMENT

CONTROLLER-TO-DRIVE INTERFACE DEFINITION STUDY

CONTROLLER CONCEPTUAL DESIGN

BRASSBOARD CONTROLLER


BRASSBOARD CONTROLLER/ODB ENGINEERING DEMO UNIT INTEGRATION AND TEST



ON-BOARD GAAS PROCESSOR DEVELOPMENT

- PROGRAM OBJECTIVES

- TO ADVANCE THE STATE-OF-THE-ART IN ONBOARD HIGH DATA RATE SIGNAL PROCESSING AND STORAGE APPLICATIONS
- TO DEVELOP A GAAS CHIP SET CAPABLE OF
- HIGH LEVEL RADIATION TOLKRANCE
- LOW POWER
- VERY HIGH DATA RATE THROUGHPUT (1000-3000 MIPS)
- ADAPTABLE ARCHITECTURE
- TO DEVELOP ADVANCED COMPUTER ARCHITECTURES



GAAS PROCESSOR DEVELOPMENT

SEMICONDUCTOR TECHNOLOGY COMPARISONS (ANALYSIS USING 1 MICRON TECHNOLOGY)

DOSE RATE COMPLEXITY (RADS/SEC) (EQ. GATES)	3x10**9 200K	10**9 10K		10**10 8K	10**10 4K	10**10 2K	10**10 200
TOTAL DOSE (RADS)	10**6	10**6		10**8	10**8	10**8	10**8
TEMPERATURE RANGE	-40C - +125C	00 - +850		-200C - +200C	-200C - +200C	-200C - +200C	-200C - +200C
SPEED (PSEC)	300	130		30	20	12	30
TECHNOLOGY	CMOS	ECL	GAAS MESFET:	D MODE	E/D MODE	GAAS HEMT	GAAS HBT

- APPROACH

- DEVELOP AN ADAPTIVE PROGRAMMABLE PROCESSOR (APP) CHIP SET

STRUCTURE AROUND 8-BIT SLICE GENERAL PROCESSOR (SGP)

- GAAS D-MODE TECHNOLOGY


- SGP FABRICATED AND TESTED IN FY87

OTHER DEVICES UNDER DEVELOPMENT BY DARPA AND ROCKWELL

- DEMONSTRATE THE CHIP SET PERFORMING AN IMAGE COMPRESSION ALGORITHM (DPCM)

- TO ASSURE VERSATILITY DESIGN AND ANALIZE A MIL-STD-1750
16-BIT COMPUTER BASED ON CHIP SET





- APPROACH (CONT.)
- CONTINUE IN FY87 STUDY TO DEFINE HIGH PERFORMANCE COMPUTER ARCHITECTURES (>1000 MIPS)
- FOCUS ON E/D-MODE GAAS FOR HIGH PERFORMANCE SPACE APPLICATIONS OF THE FUTURE

COMPARISON OF E/D DCFL WITH **DEPLETION MODE BFL GATES**

LAYOUT OF E-MODE AND D-MODE CIRCUITS

MRDC85-32734

ENHANCEMENT-MODE (DCFL)

DEPLETION MODE (BFL)

-1.00 **^**

-1.5V 2.6

2.0 mW V_{DD} V_{SS} AVE. POWER

150 ps 300 fJ POWER · SPEED INT. DELAY



Rockwell International Microelectronics Research and Development Center

0.6 mW 2.0V VSS AVE. POWER ۸٥٥ INT. DELAY POWER · SPEED

0.2V, -0.5V

2-192

O GAILLIUM ARSENIDE TECHNOLOGY

BUFFERED FET LOGIC (BFL), ADAPTED FOR BUS ORIENTED ARCHITECTURE DEPLETION - MODE MESFET (-1.0v VTH)

1.0 MICRON GATE LENGTH

o OPERATING SPEED: DC TO 200 MHz (GOAL)

DIE POWER ESTIMATE 0

- MAXIMUM 6.8W

DIE SIZE: 193 MIL X 154 MIL 0


NUMBER OF FETS: 7300 0

o CHIP 1/0

- 200 MHZ DATA RATE

GAAS COMPATIBLE

64 SIGNALS



o EIGHT-BIT ALU

X OR Y X AND Y X EXOR Y X + Y. X - Y ZERO

o GENERAL EIGHT-BIT REGISTERS (RO-R25)

7 SPECIAL EIGHT-BIT REGISTERS 0

EXTENSION FOR MULTIPLY

DATA

ADORESS

PROGRAM COUNTER

ARGUMENT TO ALU ARGUMENT TO ALU


ALU RESULT


- O THREE INTERNAL EIGHT-BIT BUSES- X-Bus- Y-Bus- 2Z

- SHIFTING 0
- Z --> X: L8, L4, L2, L1, R1, R2, R4, R8 E --> E: L1, R1, R2 Y-Bus --> Y: R1

EIGHT-BIT PROGRAM COUNTER INCREMENTER


- LOOPS 0
- CYCLE SHIFTS OTHER NON-ADJACENT BS-TO-BS COMMUNICATIONS
- EIGHT-BIT ADDRESS BUS INTERFACE 0
- EIGHT-BIT DATA BUS INTERFACE 0





MIL-STD-1750 COMPUTER DESIGN HIGHLIGHTS

TRCHNOLOGY	GAAS D MODE MESFET
WORD LENGET	16 BITS
CLOCK RATE	200 MBs
MENORY SPACE	64K WORDS
RADIATION HARDNESS:	
TOTAL DOSE	10**8 RADG(GAAB)
SEU LATCH-UP	NONE
SEU CHARACTERISTICS	TBD
POWER DISSIPATION	20 WATTS
SOFTWARE SUPPORT	AMPLE FROM Dod



KEY FUNCTIONAL ELEMENTS OF CONTROLLER

INTERFACE WITH TEST EQUIPMENT - RESET, RUN, IDLE, SINGLE CYCLE, REGISTER CONTENTS READING OR LOADING

MEMORY INTERFACE FOR FAST/SLOW RAM AND DMA


BIDIRECTIONAL DATA PORT, INSTRUCTION REGISTER, MAP AND PIPELINE

MICROPROGRAM CONTROL ROM - STEP, BRANCH, χ WORD STACK, 94 MAIN ROUTINES, 10 OPERAND FETCH ROUTINES FOR 187 INSTRUCTIONS

ADDRESS REGISTERS AND COUNTERS

STATUS LOGIC

INTERRUPT LOGIC



STANDARD GAAS BUFFERED FET LOGIC

OPERATING SPEED: DC TO 37.5 MHz 0

DIE SIZE: 95 MIL' (APPROX.) X 154 MIL 0

CHIP 1/0 0

GAAS DATA RATE 37.5 MIZ 12.5 MIZ 44 SIGNALS

SILICON SYSTEM DATA KATE

BIAS SUPPLIES ၁


POSITIVE LOGIC SUPPLY


NEGATIVE LOGIC SUPPLY

POSITIVE CMOS/ITL DRIVER SUPPLY GROUND (+2.5v) (-2.0v) (0.0v) (+5.0v) VEC CND

POSITIVE GAAS DRIVER SUPPLY

NON-UNIFORM QUANTIZER SIMPLIFIED BLOCK DIAGRAM





- FY86 ACCOMPLISHMENTS

- COMPLETED CRITICAL DESIGN REVIEW OF 8-BIT SLICE GENERAL PROCESSOR (SGP) AND NON-UNIFORM QUANTIZER (NUQ) CONTROLLER:

- LOGIC DESIGN - CIRCUIT DESIGN

- FLOOR PLAN - LAYOUT & MTRACE

DESIGN - LAYOUT & MTRACE

- COMPLETED DESIGN AND ANALYSIS OF MIL-STD-1750 CONTROLLER

- COMPLETED ANALYSIS OF DOD'S GAAS RISC PROCESSOR ARCHITECTURES

- FY67 PROGRAM FOCUS

- NON-UNIFORM QUANTIZER EFFORT:
- MANUFACTURE WORKING TOOLS
- FABRICATE TWO WAFER LOTS
- DEVELOP TEST PLANS AND PROCEDURES
- PURCHASE PROBE CARDS
- WAFER PROBE 8-BIT SLICE OF AND NUQ CONTROLLER
- DESIGN AND MANUFACTURE IC PACKAGE

- FY87 PROGRAM FOCUS (CONT.)
- FOCUS EFFORT ON E/D MODE GAAS DEVELOPMENT:
- DEVELOP PARALLEL/SERIAL & SERIAL/PARALLEL REGISTERS
- EVALUATE 2900 GAAS FAMILY FROM VITESSE
- CONTINUE TO IDENTIFY AND DEVELOP OFBOARD PROCESSING ALGORITHMS

- FY88 PROGRAM FOCUS
- DEVELOP ARCHITECTURES BASED ON THE 8-BIT SLICE GP AND A HARDWARE MULTIPLIER CHIP, CAPABLE OF PARALLEL AND PIPELINED DATA FLOW ı
- FY89 AND BEYOND PROGRAM FOCUS
- DEMONSTRATE SELECTED ALGORITHMS AND ARCHITECTURES






A High Speed, General Purpose Multicomputer for Space Applications

November 20, 1986

Gary Bolotin


Jet Propulsion Laboratory California Institute of Technology Pasadena, California





Principle MAX Objectives

- New Device Technology
- Radiation and Single Event Upset hard - Faster, lower power, higher density
- Powerful Software Methodology
- High modularity
- Sophisticated concurrency support
 Configuration transparency
- Flexible Concurrent Architecture
- Wide application range through modularity
- Realizable in a variety of device technologies
- Fault Tolerance
- Efficiently tailorable to application needs
 - Distributable for damage tolerance
 - On line repairability



- Spacecraft Engineering Systems
- Robotics Applications
- High Data-rate Science Instruments

Device Technology





Device Technology

- Ultimate goal is a VHSIC realization
- Near term space qualifiability is an open issue
- Current implementation in Sandia National Laboratory components
- Previous flight qualification history.
- 2 micron, 10-15 MHz CMOS.
- Hard to >100 krad.
- SEU immune (>37 MeV / mg / cm).
- Emulation of NS32000 series components. 32 bit $\mu\text{-processor}$ family. Well suited to high level languages.
- Support for custom VLSI components.

- Additional memory and glue components.

Powerful Software Methodology

12



Two Models Compared

Control Flow

ontrol -Sequential: flow spec. by instructions (ip) Data passing -By reference: indirectly through shared memory (variables)

Concurrency -Explicit: branching control flow (fork) Synchronization -Explicit: convergent control flow (join) Separate mechanism for each

Data flow

Control -Parallel: flows with data (tokens) Data passing -By value: directly between instructions (tokens)


Concurrency -Implicit: token proliferation Synchronization -Implicit: token matching Single unifying mechanism




The Data Flow Concept

- System functions activated by the flow of information
- Relationships often represented by Data Flow Graphs
- Familiar models...


- Spreadsheet programsPERT chartsSignal flow diagramsDeMarco structured analysis diagrams








Data Flow Formalities



- Tokens can be created or destroyed, but never changed
- Strict functions only, no side effects

Data Flow Graph Types: Firing (Scheduling) Rules: Simple Inputs:

Simple:



Nonconsumable Inputs:



Select Inputs:


Merge Inputs:




High vs. Low Resolution Data Flow

- High resolution
- Simple data Simple operations
- (numbers, booleans, etc) (arithmetic, logic, etc)

- Low resolution
- Complex operations - Complex data
- (arrays, structures, lists, etc) (matrix ops., search, sort, etc)







Low Resolution Data Flow Advantages

Concurrency specification facilitated

Highly modular code

Details of code hidden at system level

- Design specification, coding, test, and maintenance in small, decoupled pieces

System state completely embodied in tokens

- No other context to preserve through faults or interruptions

- Need compare or checkpoint only tokens

Unified approach to data & control lowers overhead
 Token data

Code segments - Memory blocks




HYPHOS

The MAX Operating System


- Fully distributed
- One copy on each module
- Cooperation via global bus
- Layered design
- Conventional multi-tasking and I/O at lower level Data flow programming model at high level
- Tailored for real time applications
- Time / event operations Prioritization of responses
- Transparently implements fault tolerance




Topology examples




Fully connected



Augmented Trees/rings




Hypercube




More topology examples


Multi-staged pipeline



• (d,k) complete d = 2, k = 3



Torroidal mesh




MAX Hardware Architecture



• FULLY DECENTRALIZED


 ANY NUMBER OF IDENTICAL PROCESSING MODULES

• NO SHARED MEMORY BETWEEN MODULES



4

MAX Module Configuration




- DUAL PROCESSOR DESIGN
- SEPARATE LOCAL BUS & MEMORY FOR EACH CPU
- · COMMUNICATION THROUGH SHARED MEMORY
- DMA I/O SUPPORT
- · FPU CO-PROCESSOR
- · OFF BOARD BUS
- · SINGLE BOARD DESIGN



VLSI Meshwork Controller Features


- · On-chip circuit switching
- with on-chip CRC generation and error detection Implements HDLC communication
 - Up to 10Mhz operation
- Optional Manchester II coded data transfer
 DMA or interrupt driven



VLSI Global Bus Controller

Features:

- · 0.5 to 10 Mhz programmable baud rate
 - Broadcast mode
- Fully distributed operation
- Deterministic (worst case) access delay
- Round robin access during heavy loading
- Multiple access during light loading Minimal data traffic, only control information
 - Global system time synchronization



Fault Tolerance






Fault Tolerance

Software

- Transparent redundancy
 Distributed operating system
 Multiple copies of application software
 Triplicate and vote option for data-flow graph functions

Hardware

- Meshwork can route around failed boards
 - Dual global bus design



Extensions of Current Work

Alternate load balancing heuristics

Application specificDegraded systems

Data flow algorithms

Concurrency techniquesRe-usable code

Advanced development software

Graphical compilersDataflow languages

- Embedded system simulation tools

Massively Parallel Processor (MPP)

The MPP is:

- 16,384 PROCESSORS (on a 128 by 128 grid)
- HERE AND WORKING
- BEING EXPLOITED FOR SCIENTIFIC RESEARCH IN:

Physics

Earth Science

Image & Signal Processing

Computer Science


CONVENIENTLY PROGRAMMABLE



OVERVIEW	CONCEPT	DELIVERED TO GODDARD	SYSTEM AND APPLICATIONS SOFTWARE DEVELOPMENT	BROAD USER COMMUNITY	THE MPP IS NOW BEING DEVELOPED AS A NATIONAL RESOURCE FOR PARALLEL ALGORITHM RESEARCH
MPP Status	1977	1983	1983 to present	1985	

The Massively Parallel Processor' Physics (Plasma, Astro, Atomic) Computer Science Graphics Space Science and Applications Notice (AN) 'Computational Investigations **WORKING GROUP** PROPOSALS ACCEPTED TO DATE Image / Signal Processing Earth Science Utilizing MPP Status

MPP USER SITES



OUN. OF S. CALIFORNIA

OUN OF AKRON ® NC STATE UN.

COURANT INSTITUTE

STATE UN. OF NY

DINDIANA UN.

SUSDA E NRL

BNSA

OUN. OF ALABAMA D HOFSTRA UN. NNSA/GSFC

85A 1879-14

UN. OF CALIFORNIA

D FLORIDA STATE **DUN. OF IOWA**

Status MPP

MPP USER APPLICATIONS

MODELING

Galaxy Evolution

Laser Simulation

Ising Spin Simulation (Atomic Physics)

Plasma Simulation

Navier Stokes Code

IMAGE & SIGNAL PROCESSING

Detection & Classification Of Galaxies

Analysis Of Biomedical Images

Reconstruction Of Coded Aperture X-ray Images

Contextual Classification

Registration Of Very Large Images

Generation Of Topographic Maps From Imagery Detection Of Geological Fracture Patterns

Synthetic Aperture Radar

GRAPHICS

Space Plasma Graphics Animation

Ray Tracing

COMPUTER SCIENCE

Graph Theoretic Problems Cellular Automata

Linear Systems Solutions

Applicative Programming Storage Architecture

ASTRONOMICAL IMAGE RESTORATION Dr Sara Heap, GSFC, Code 681	S 5 S. Algebraic solution of a large linear system (10 by 10 elements)	ES: Uses block Jacobi method with iterationConstrained solution	 Allows variation of point spread function across image 	 VTIONS: • Develop finer detail in imagery • Eliminate scattered light from nearby bright object 	• Enhance sensitivity	Operational for 512 by 512 images	
MPP Applications	METHOD:	FEATURES:		APPLICATIONS:		STATUS:	

MPP Applications	GRAPHICS MODELS OF SPACE & EARTH SCIENCE DATA Lloyd Treinish, GSFC, Code 634
METHOD:	MPP used to partially render a uniform three dimensional surface from a non-uniform data set. A Megatek Merlin graphics terminal performs the final rendering and display.
FEATURES:	 User does not know or care that the MPP is being used Transparently accessible from remote DECnet nodes
	 Animated sequences of frames are stored in the Merlin and displayed
	 Input data is in the Common Data Format (CDF) developed by the National Space Science Data Center, GSFC
APPLICATIONS:	NS: • Rapidly produce visual representations of large, complex, multidimensional space science data sets
STATUS:	operational

CONTEXTUAL CLASSIFICATION Dr James Tilton, GSFC, Code 636	Baysian multispectral classifier, expanded to use more than one pixel of information	 Class of each pixel in image determined by statistics based on itself & other pixels (ie. 4 nearest neighbors typically) Computationally intensive - order of m**p calculations per pixel, where: m is the number of classes and: p is the number of pixels in the context 	 Landsat image classification Classification of higher resolution earth observation imagery (such as SPOT) 	 Operational under batch for image size up to 8192 by 8192 512 by 512 image with 5 classes takes ~30 minutes wall clock
MPP Applications	METHOD:	FEATURES:	APPLICATIONS:	STATUS:

AUTOMATIC GENERATION OF TOPOGRAPHIC MAPS Dr James Strong, GSFC, Code 636): Hierarchical warp stereo technique matches corresponding areas in two images		 Iterative - initial step done at low resolution, each succeeding steps done at higher resolution 	 Supports interactive experimentation with alternative parameters 	TIONS: • Topographic map generation	operational
MPP Applications	METHOD:	FEATURES:			APPLICATIONS:	STATUS:

NEURAL NET MODELING Dr Harold Hastings, Hofstra University	Learning experiments performed on a large network of McCulloch-Pitts neurons (threshold devices) connected by synapses with stochastic conduction thresholds.	 Uses a stochastic model for learning which assumes that noise is beneficial to learning An anealing system - combines random search with gradient search Applies equally well to the work of Hopfield, Hinton et al, and Geman and Geman 	•	Artificially dumb system operational
MPP Applications	METHOD:	FEATURES:	APPLICATIONS:	STATUS:

COMPUTING FRACTAL PATCHES Dr Michael McAnulty, University of Alabama	Recursively sub-divide a patch. Map the recursion spatially onto the array. The value of each new patch is based on the parent patch plus a stochastic contribution.	 Simple to describe Clouds look like clouds 	Automatic generation of texture	Operational	
MPP Applications	METHOD:	FEATURES:	APPLICATIONS:	STATUS:	

COMET HALLEY LARGE-SCALE IMAGE ANALYSIS Dr Dan Klinglesmith, GSFC, Code 684	For digital images up to 6000 by 6000, implement image analysis tools: image rotation, rubber sheet stretching, registration and resampling, noise removal, and photometric calibration	Image rotation and rubber sheet stretching implemented with an algorithm that preserves photon count.	IS: Remapping of photographs of Halley's Comet taken by many telescopes onto one common frame of reference	Image rotation and rubber sheet stretching operational for images up to 6000 by 6000	
MPP Applications	OBJECTIVE:	FEATURES:	APPLICATIONS:	STATUS:	

FEEDBACK FROM THE MPP USERS

Sept 26, 1986

STATEMENTS:

- The process of rethinking algorithms to make them parallel was extremely useful
- · Many effective parallel algorithms exist that are not well known outside computer science
- Many projects are using simplified models due to MPP data memory constraint they want 10 to 100 times more memory
- · If Parallel Pascal showed up on another machine, their code would probably port
- "the MPP was easy to use"

REQUESTS:

- · Higher network data rates to remote user sites
- Less oversubscribed MPP host computer
- Improved portable software development environments
- · More development by NASA of general library routines
- · Real-time video output from the array

CONC	
CODE	~

CURRENT PROCESSING RESEARCH

506-44-11 J. DORBAND

OBJECTIVE

Develop Algorithms Not Typically Viewed as Effectively Processed by Highly Parallel Computer Architectures

APPROACH

- General Ray Tracing
- Solution of Sparse Linear Systems
- Parallel LISP
- Language Compiling
- Recursive Function Evaluation

OAST

COMPUTER SCIENCE/DATA SYSTEMS TECHNICAL SYMPOSIUM


ADVANCED DIGITAL SAR PROCESSOR (ADSP)


Tom Bicknell

107

November 20, 1986

Jet Propulsion Laboratory California Institute of Technology Pasadena, California







ADSP BACKGROUND

OBJECTIVES

- ▶ DEVELOP THE TECHNOLOGY REQUIRED TO MEET THE SAR PROCESSING NEEDS FOR MISSIONS IN THE LATE 1980'S
- BUILD AND DEMONSTRATE A HIGH PERFORMANCE ENGINEERING MODEL PROCESSING TASKS AND CAPABLE OF REAL-TIME OR NEAR REAL-TIME FLEXIBLE ENOUGH TO BE EASILY ADAPTED TO A WIDE VARIETY OF SAR THROUGHPUT RATES

NPPROACH

- IMPLEMENT SAR PROCESSING ALGORITHM ELEMENTS (FFT'S, MULTIPLIERS, MEMORY SYSTEMS, INTERPOLATORS, FUNCTION GENERATORS, ETC.) INTO A PROGRAMMABLE PIPELINE ARCHITECTURE
- USE ONLY COMMERCIALLY AVAILABLE INTEGRATED CIRCUITS TO MINIMIZE **COST AND RISK**
- OPTIMIZE ARCHITECTURE AND CIRCUIT DESIGN FOR THE BEST BALANCE OF TESTABILITY, FLEXIBILITY, AND EFFICIENCY


9009 SAR MISSIONS AND PROCESSING SYSTEMS ESTIMATED YEARLY OPERATION COST (\$K) (INCLUDING 5 YEAR AMORTIZATION) **CRAY 3** 3000 **CRAY 2 VECTOR** INTERIM DIGITAL SAR PROCESSOR ADVANCED DIGITAL SAR PROCESSOR PROCESSOR YEARLY THROUGHPUT CAPABILITY (PIXELS) 1000 MDA *1 YEAR OF OPERATION DATA VOLUME ACQUISITION (IN PIXELS) BY MISSION E0S* SEASAT SIR-C-SIR-B-MAGELLAN*

ORIGINAL PAGE POOR QUALITY

ADVANCED DIGITAL SAR PROCESSOR

HDR & PROCESSOR

SYSTEM DIAGRAM




SIR-B IMAGE OF MONTREAL



- STATE OF THE ART SAR PROCESSOR
- OVER 150 MBYTES OF HIGH SPEED MEMORY MORE THAN 6 GIGAFLOPS COMPUTE RATE
- **FUTURE MISSIONS SUCH AS MAGELLAN,** SYSTEM WILL BE CORE PROCESSOR FOR
 - SIR, ERS-1, EOS

ADSP INTERFACE DIAGRAM



d d

ADSP MAJOR SUBSYSTEM SUMMARY

FFT MODULES (4 UNITS)

• 20 MHz PIPELINED FFT (~1.4 giga FLOPS)

PROGRAMMABLE:

REAL OR COMPLEX INPUT

FORWARD OR INVERSE

16 POINT TO 16K POINT LINE LENGTH

CIRCULAR SHIFT

CORNER-TURN MEMORY

72 megabytes (24 bit WORDS)

• 30 mbytes/sec IN, 60 mbytes/sec OUT

 VARIABLE ASPECT RATIO, UP TO 8K LINE LENGTH IN RANGE OR AZIMUTH

JPL MAJOR SI

ADSP MAJOR SUBSYSTEM SUMMARY (Cont'd)


RANGE MIGRATION CORRECTION

- 24 megabytes
- 60 mbytes/sec IN, 240 mbytes/sec OUT
- 4 POINT INTERPOLATE (360 megaflops)

MULTI-LOOK MEMORY


- 48 megabytes
- 20 mbytes/sec IN, 20 mbytes/sec OUT

ORIGINAL PAGE IS OF POOR QUALITY




AZIMUTH PROCESSOR FFT-CONVOLUTION ALGORITHM


1



AZIMUTH PROCESSOR DERAMP-FFT ALGORITHM



RANGE MIGRATION INTERPOLATION




P(x, y) = a(y) (x + x₀(y))² + b(y) (x + x(y)) + x(y) GENERAL FORM f(y) = $f_2y^2 + f_1y + f_0$

 $(x + x_n)$ IS MODULE FFT

P(x, y) IS RANGE POSITION (OFFSET) OF THE DESIRED OUTPUT SAMPLE RELATIVE TO CURRENT INPUT SAMPLE

ADSP PIPELINE FUNCTIONS



ADVANCED DIGITAL SAR PROCESSOR STATUS

ENGINEERING MODEL COMPLETED

- CORRELATOR: 25 BOARD DESIGNS, DIAGNOSTICS, 75 TOTAL BOARDS, 28,000 IC'S, 12 kW POWER
- CONTROL COMPUTER: VAX 11/730 WITH SYSTEM TEST SOFTWARE (\sim 5000 Lines of code)
- 1/0 INTERFACES: APTEC AND HDDT INPUT, APTEC AND SCROLLING **DISPLAY OUTPUT**

DEMONSTRATED PERFORMANCE

- MORE THAN 6 GIGAFLOP COMPUTE RATE USING POINT TARGET TEST **PATTERNS**
- PROCESSED SIR-B DATA INTO IMAGERY AT 50 MBITS/SEC INPUT RATE (1.5 TIMES REAL-TIME RATE) IN BOTH BURST MODE (MAGELLAN) AND CONTINUOUS MODE (SIR)

ADVANCED DIGITAL SAR PROCESSOR APPLICATIONS

APPROACH	WILL USE ORIGINAL ADSP AT 1/4 CAPACITY	WILL USE ORIGINAL ADSP AT FULL CAPACITY	JPL WILL BUILD VERSION OF ADSP	NEXT GENERATION ADSP / ON-BOARD PROCESSOR	WOULD USE ORIGINAL ADSP
STATUS	COMMITTED	COMMITTED	COMMITTED	IN PLANNING	IN PLANNING
MISSION	MAGELLAN	SIR-C	ALASKA SAR FACILITY • ERS-1 • JERS-1 • RADARSAT	EOS SAR	A I R C R A F I S A R

NASA COMPUTER SCIENCES AND DATA SYSTEMS WORKSHOP

FLIGHT SAR PROCESSOR STUDY

W. Arens



November 1986

Jet Propulsion Laboratory California Institute of Technology Pasadena, California



FLIGHT SAR PROCESSING

- LONG-TERM OBJECTIVE
- TO DEFINE AND DEVELOP THE ENABLING TECHNOLOGY REQUIRED FOR SAR IMAGE GENERATION ONBOARD EOS-TYPE MISSIONS
- RATIONALE
- REDUCES ON-BOARD DATA HANDLING AND STORAGE REQUIREMENTS
- ALLOWS ON-BOARD INSTRUMENT AUTONOMY AND CONTROL
 - REDUCES DOWNLINK DATA TRANSFER REQUIREMENTS
- REDUCES GROUND PROCESSING AND OPERATIONS REQUIREMENTS
- ALLOWS DIRECT DISSEMINATION OF INFORMATION TO USERS

STUDY BACKGROUND

- INITIATED AS FLIGHT ARRAY PROCESSOR STUDY (FY '84)
- GENERAL PURPOSE SIGNAL PROCESSING
- EXCESSIVE POWER AND MASS FOR SAR WITH PROJECTED TECHNOLOGY
- CHANGED TO FLIGHT SAR PROCESSOR STUDY (FY'86)
- SPECIAL PURPOSE SAR PROCESSING
- POTENTIALLY ACCEPTABLE POWER AND MASS WITH EXISTING TECHNOLOGY

STUDY OBJECTIVE



TO DETERMINE THE FEASIBILITY OF IMPLEMENTING A PRACTICAL FLIGHT SAR PROCESSOR FOR NEAR-TERM EOS-TYPE APPLICATIONS



FY '86 TECHNICAL APPROACH

- DEFINE THE PRELIMINARY FUNCTIONAL REQUIREMENTS FOR AN EOS FLIGHT SAR PROCESSOR
- DEFINE A PRELIMINARY BASELINE PROCESSOR DESIGN ARCHITECTURE TO MEET THE FUNCTIONAL REQUIREMENTS
- ASSESS THE IMPLEMENTATION AND TECHNOLOGY NEEDS FOR THE BASELINE PROCESSOR
- PROPOSE A STRAWMAN DEVELOPMENT STRATEGY FOR THE BASELINE PROCESSOR
- ESTIMATE PROCESSOR POWER, MASS, AND RISK FOR EOS-TYPE MISSION **APPLICATIONS**




PROCESSING REQUIREMENTS


ACCOMMODATE THREE RADAR RECEIVER FREQUENCY CHANNELS (L, C, AND X) EACH PROVIDING 100 MBPS OF MULTI-POLARIZED DATA

PROCESS DATA FROM ONE 100 MBPS CHANNEL INTO IMAGES IN REAL TIME WHEN RADAR ON SEQUENTIALLY PROCESS DATA FROM REMAINING 100 MBPS CHANNELS INTO IMAGES WHEN RADAR OFF (RADAR DUTY CYCLE $\approx 20\%$)

PROVIDE 4-LOOK IMAGES AT 30-METER RESOLUTION OVER A 100 KM SWATH

BASELINE ARCHITECTURE DEFINITION





AZIMUTH PROCESSOR FEATURES

- A PIPELINED PROCESSING CHANNEL INDEPENDENTLY PRODUCES IMAGE LINES
- REAL-TIME PROCESSING ACHIEVED BY PARALLELING CHANNELS
- NO DATA TRANSFER REQUIRED BETWEEN CHANNELS
- SINGLE INPUT LINE TO ALL CHANNELS

ALL CHANNEL OUTPUTS MULTIPLEXED INTO A SINGLE OUTPUT LINE

- PRECISE RANGE MIGRATION CORRECTION
- PROGRAMMABLE AZ IMUTH CORRELATION
- NO BULK MEMORY REQUIREMENTS
- GRACEFUL PERFORMANCE DEGRADATION

FY '86 RESULTS



- PROCESSOR FUNCTIONAL REQUIREMENTS DEFINED
- BASELINE PROCESSOR DESIGN ARCHITECTURE DEFINED
- IMPLEMENTATION AND TECHNOLOGY NEEDS ASSESSED
- CURRENT CMOS VLSI CHIP TECHNOLOGY ADEQUATE
- DEVELOPMENT STRATEGY PROPOSED
- 9-YEAR, \$20 M PROGRAM THROUGH FLIGHT PROTOTYPE
- TWO FIRST-YEAR HARDWARE DEVELOPMENT TASKS
- EOS IMPLEMENTATION CHARACTERISTICS ESTIMATED
- POWER $\approx 500 \text{ WATTS}$
- MASS $\approx 100 \, \text{KILOGRAMS}$
- LOW RISK BASED ON CONSERVATIVE ESTIMATES

FY '86 CONCLUSION

FLIGHT SAR PROCESSING FOR NEAR-TERM EOS-TYPE MISSIONS APPEARS FEASIBLE

EXISTING SPACE QUALIFIABLE TECHNOLOGY IS APPLICABLE

MASS AND POWER REQUIREMENTS ARE REASONABLE

DEVELOPMENT TIME IS COMPATIBLE WITH EOS OPPORTUNITY

FY '86 DELIVERABLES

- PRELIMINARY FUNCTIONAL REQUIREMENTS DOCUMENT
- PRELIMINARY BASELINE DESIGN DESCRIPTION DOCUMENT
- FY '86 RTOP REPORT
- PROCESSING NEEDS ASSESSMENT
- ARCHITECTURE CHARACTERISTICS DEFINITION
- IMPLEMENTATION NEEDS ASSESSMENT
- AZIMUTH PROCESSOR TRADEOFF STUDY
- BASELINE ARCHITECTURE DEFINITION TECHNOLOGY NEEDS ASSESSMENT
- DEVELOPMENT STRATEGY

FY '87 PLAN



- REFINE FLIGHT SAR PROCESSOR PERFORMANCE REQUIREMENTS
- DEVELOP OPERATIONAL SCENARIOS FOR EOS-TYPE MISSIONS
- DEVELOP COST TRADEOFFS FOR FLIGHT SAR PROCESSING
- PERFORM PROCESSOR DESIGN TRADEOFFS AT THE SYSTEM LEVEL
- REFINE DEVELOPMENT STRATEGY FOR FLIGHT PROTOTYPE PROCESSOR
- CONDUCT PERIODIC PEER-LEVEL DESIGN REVIEWS
- UPDATE FUNCTIONAL REQUIREMENTS AND DESIGN DESCRIPTION DOCUMENTS

HOPFIELD'S NEURAL NETWORK MODEL **ELECTRONIC ASSOCIATIVE MEMORY BASED ON**

Anil Thakoor

ADVANCED ELECTRONIC MATERIALS AND DEVICES SECTION

157

Jet Propulsion Laboratory California Institute of Technology Pasadena, California

UNIQUE FEATURES OF NEURAL NETWORK MEMORY

• ULTRA HIGH DENSITY: ~ 109 BITS/CM²

ELECTRONIC INPUT/OUTPUT: NO MOVING PARTS

■ MEMORY NON-VOLATILE: RADIATION RESISTANT

 MEMORY DISTRIBUTED IN 'PASSIVE' INTERCONNECTIONS : LARGE STORAGE CAPACITY (102-104 BITS) PER ACTIVE (SYNAPSES):


DEVICE, (TRANSISTOR)

• ASSOCIATIVE NATURE:


CONTENT ADDRESSABILITY: RETRIEVAL FROM PARTIAL INPUT

 FAULT-TOLERANCE: RETRIEVAL FROM PARTIALLY INCORRECT INPUT:

: ALSO, NO LOSS OF INFORMATION BY LOSS OF SOME CONNECTIONS



How Does the Brain Learn?




OUTLINE


• WHAT IS A NEURAL NETWORK? HOW DOES IT WORK? WHY ELECTRONIC NEURAL NETS?
 WHAT DO THEY PROMISE?

• JPL's RESEARCH APPROACH WHERE ARE WE TODAY?


► FUTURE PLANS WHERE ARE WE GOING?







'NEURON' DEVICE CHARACTERISTICS




BINARY MEMORY MATRIX CONCEPT


■ HOPFIELD MODEL (HOPFIELD, 1982)

CONNECTION STRENGTH

$$T_{ij} = \begin{cases} \sum_{i=1}^{\infty} (2\sqrt{s} - 1) (2\sqrt{s} - 1), & i \neq j \\ s & i = j \end{cases}$$

• BINARY MEMORY MATRIX
•
$$T_{ij}$$
 =
$$\begin{bmatrix} 1 & IF & \Sigma & V_i^S V_j^S > 0 \\ S & V_i & V_j & V_j$$







디


C-4

2-287





BINARY MEMORY MATRIX SYSTEM FOR NEURAL NETWORK SIMULATION



SAMPLE NAME RECALL FROM THE PROGRAMMABLE 32×32 BINARY MATRIX MEMORY

STORED		BINAR	BINARY CODE		PROMPT	MEMORY OUTPUT
JANE	01001000	1100000	0011000	10000100	I IVW	JANE JANE (NULL STATE) JANE
NHOr	01001000	01001000 00101000 01100000 00110000	01100000	0011000	1 1 12 1 122 1000 7 17 4	JANE JOHN JOHN
ADAM	1100000	10001000	10001000 11000000 01000001	01000001	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(FALSE STATE) (FALSE STATE) ADAM (NULL STATE) ADAM
MARY	01000001		1100000 00100001	100001001		MARY JANE MARY MARY MARY
GLEN	10000001	01000010	10000100	0011000	G G G G G G G G G G G G G G G G G G G	GLEN GLEN GLEN GLEN GLEN



A 32 x 32 BINARY MEMORY MATRIX BOARD* FABRICATED WITH OFF-THE-SHELF **ELECTRONIC COMPONENTS**

DEMONSTRATED FEATURES:

- **ASSOCIATIVE NATURE, CONTENT ADDRESSABILITY**
- FAULT TOLERANCE
- FAST RECALL, IN ONE MACHINE CYCLE (~10 µsec)
- SPURIOUS WORD ERROR CORRECTABLE BY MAKING ASYMMETRIC CONNECTIONS

CONFERENCE LONG BEACH, CALIFORNIA; OCTOBER 1985, 1º. 160. •PROC. AIAA/ACM/NASA/IEEE COMPUTERS IN AEROSPACE V

JPL POTENTIAL APPLICATIONS OF NEURAL NETWORKS

I. INFORMATION STORAGE

- MASSIVE ARCHIVAL/INTERACTIVE INFORMATION BANKS
- RAD HARD, HIGH SPEED, PARALLEL MEMORIES FOR SPACEBORNE COMPUTERS
- INTERACTIVE KNOWLEDGE-BASE FOR AI/EXPERT SYSTEMS
- FAULT-TOLERANT, ASSOCIATIVE MEMORIES FOR ROBOTICS

II PATTERN RECOGNITION

- TARGET RECOGNITION
- NEAREST NEIGHBOR CLASSIFICATION
- VOICE RECOGNITION
- OBJECT (SHAPE), FINGERPRINT (FEATURE) RECOGNITION
- LANGUAGE INTERPRETATION/TRANSLATION
- IMAGE PROCESSING

III COMPUTATION

- ERROR CORRECTION DECODING (COMMUNICATIONS: SPACE, DEFENSE)
- PROCESS OPTIMIZATION AND CONTROL (ROBOTICS, LOGIC MODULES)
- DIRECT INFERENCE AND GENERALIZATION (HARDWARE-BASED EXPERT SYSTEMS)
- SELF ORGANIZATION

SOFTWARE SIMULATION

INFORMATION STORAGE CAPACITY OF BINARY MEMORY MATRIX

■ DILUTE CODING OF VECTORS IS NECESSARY FOR OPTIMAL INFORMATION STORAGE

i.e. M~log, N

M (VECTOR STRENGTH) = NUMBER OF 'ONES' IN A BINARY VECTOR

INFORMATION STORAGE CAPACITY:

= NO. OF VECTORS STORED x INFORMATION CONTENT PER VECTOR

= $R \times \log_2 \binom{N}{M}$

= R M log₂ N FOR N ≫ / A

STORAGE CAPACITY OF "SMALL" MATRICES

Z	M	I _w (bits)	R	I _T (kilobits)	Ēw (%)
7007	10	81	3,300	267	۲ ۲
1024	20	142	1,800	255	-
ų u	∞	48	340	16	2
967	16	82	200	16	12

N = MATRIX SIZE

M = VECTOR STRENGTH


IW = INFORMATION CONTENT PER WORD

R = NUMBER OF VECTORS STORED

IT = TOTAL INFORMATION STORED

Ew = MEAN WORD ERRORS

CASCADABLE, PROGRAMMABLE, 32 × 32 BINARY MATRIX MEMORY VLSI CHIP



2-296

WHY THIN FILM MEMORY MATRIX?

- TERMINAL, PASSIVE INTERCONNECTIONS IN THIN FILM FORM INFORMATION STORAGE IN AN ARRAY OF SIMPLE, TWO **PROMISES:**
- • HIGH STORAGE DENSITY (~109 bits/cm²)
- • NON-VOLATILITY
- • MORE INFORMATION PER ACTIVE DEVICE (10² TO 10⁴ bits/neuron)
- • POSSIBLE SHARING OF ACTIVE ELECTRONICS (ARRAY OF NEURONS) TO 'ADDRESS' A CHOSEN MEMORY 'BLOCK'

百

ULTRA HIGH DENSITY, NON VOLATILE INFORMATION STORAGE

ULTRA HIGH DENSITY

: MEMORY MATRIX

IN THIN FILM FORM

NON-VOLATILITY

: INTERCONNECTIONS

STABLE MICROSWITCHES
WITH MEMORY
SWITCHING
MECHANISMS?

CONVENIENT INPUT/OUTPUT

: WRITE/READ/ERASE SW

⇒ TWO TERMINAL, PASSIVE, MEMORY ELEMENT AT EACH NODE

JG

UNIQUE FEATURES OF NEURAL NETWORK MEMORY

• ULTRA HIGH DENSITY: ~ 109 BITS/CM²

ELECTRONIC INPUT/OUTPUT: NO MOVING PARTS

MEMORY NON-VOLATILE: RADIATION RESISTANT

MEMORY DISTRIBUTED IN 'PASSIVE' INTERCONNECTIONS (SYNAPSES): : LARGE STORAGE CAPACITY (10²-10⁴ BITS) PER ACTIVE

: LARGE STORAGE CAPACITY (10²-10° BITS) PER / DEVICE, (TRANSISTOR)


■ ASSOCIATIVE NATURE:

CONTENT ADDRESSABILITY: RETRIEVAL FROM PARTIAL INPUT


FAULT-TOLERANCE: RETRIEVAL FROM PARTIALLY INCORRECT INPUT:

: ALSO, NO LOSS OF INFORMATION BY LOSS OF SOME CONNECTIONS

THE SIMPLEST THIN FILM MATRIX STRUCTURE SYNAPTIC CONNECTIONS IN SANDWICH GEOMETRY




MEMORY SWITCHING IN a-Si:H




GLASS SUBSTRATE

MEMORY SWITCHING IN a-SI:H





SANDWICH GEOMETRY



ADVANTAGES: • SIN

SIMPLEST STRUCTURE


HIGH DENSITY

 \bullet R_{OFF} $\sim 10^8 \, \Omega$, R_{ON} $\sim 10^3 \, \Omega$

DISADVANTAGE:

INCORPORATION OF A STABLE BALLAST RESISTOR DIFFICULT

PLANAR CONFIGURATION



ORIGINAL PAGE IS OF POOR QUALITY

10 F B

RESISTIVITY TAILORED: 40 cm BALLAST RESISTOR: a-Ge:A1 LENGTH = 20μ m BREADTH = 10μ m THICKNESS = 1000 ÅLENGTH


ADVANTAGES:

 $R = 8 \times 105$

, Roff: $\sim 10^8 \, \Omega$, RoN $\sim 8 \times 10^5 \, \Omega$

LOW DENSITY DISADVANTAGE:

SIDE SADDLE STRUCTURE







BALLAST RESISTOR OF A SUITABLY TAILORED MATERIAL IN A VERTICAL OR SIDE-SADDLE GEOMETRY PROMISES **EPROM WITH**

- VERY HIGH CONNECTION DENSITY
- CONTROLLED 'ON' RESISTANCE

ORIGINAL PAGE IS OF POOR QUALITY





CONCLUSIONS

a-Si:H AS THE SWITCHING MATERIAL AND a-Ge:ALAS MEMORY SWITCHING WITH LOW SWITCHING ENERGY BINARY SYNAPTIC CONNECTIONS FABRICATED WITH THE BALLAST RESISTANCE MATERIAL HAVE SHOWN

e.g. 10 µm x 10 µm AREA

1 pm x 1 pm AREA

. ≤ 1 nanojoules

~ 25 nanojoules

EPROM BASED ON THE MEMORY SWITCHING IN THE SIDE SADDLE CONFIGURATION AND SUBMICRON LINEWIDTHS MAY APPROACH A DENSITY OF ~ 109 CONNECTIONS/cm²

ELECTRONIC NEURAL NETWORK

- SIMULATION
- SOFTWARE
- DISCRETE COMPONENT HARDWARE
- ANALOG-DIGITAL HYBRID COMPUTER
- PROGRAMMABLE CASCADABLE CHIP
- DEVICE DEVELOPMENT
- THIN FILM MEMORY SWITCH WITH BALLAST RESISTOR
 - **VLSI NEURON**
- O THIN FILM BINARY NEURAL NETWORK
- ARCHITECTURE FOR BLOCK ADDRESSING
 - WAFER LEVEL INTEGRATION

ELECTRONIC NEURAL NETWORKS HARDWARE DEVELOPMENT

SYNAPTIC CONNECTIONS MADE DURING THE MATRIX **FABRICATION PROCESS** • ROM:

ULTRA-HIGH DENSITY ASSOCIATIVE MEMORY
 FAULT TOLERANT PATTERN RECOGNITION

PROGRAMMABLE BUT NON-ERASABLE SYNAPSES PROM:

SMART KNOWLEDGE BASE

INTELLIGENT INFORMATION PROCESSING

• EPROM: ERASABLE, PROGRAMMABLE SYNAPTIC CONNECTIONS

COMBINATORIAL OPTIMIZATION LANGUAGE COMPREHENSION

AUTONOMOUS LOGIC AND CONTROL OPERATIONS




OBJECTIVE

TO EXPAND THE INTELLIGENT INFORMATION PROCESSING ABILITIES OF ELECTRONIC NEURAL NETWORKS BY RESEARCH AND DEVELOPMENT OF DEVICE CONFIGURATIONS FOR ERASABLE, NONVOLATILE, THIN FILM MICROSWITCHES (SYNAPSES) FOR ASSOCIATIVE EEPROM

JG

ELECTRONIC NEURAL NETWORKS HARDWARE DEVELOPMENT



ERASABLE, ELECTRONIC MEMORY SWITCHING

SILICON-BASED DEVICES
 FLOATING GATE FET

AMORPHOUS CHALCOGENIDES
 REVERSIBLE PHASE TRANSFORMATIONS

NOVEL DEVICE STRUCTURES
 p-n-i JUNCTIONS IN AMORPHOUS SILICON

• ELECTROCHEMICAL SWITCHING
ELECTROCHROMIC MATERIALS

SYNAPTIC INTERCONNECTS CANDIDATE MATERIALS

AMORPHOUS SEMICONDUCTORS

AMORPHOUS SEMICONDUCTORS
ALLOYED WITH METALS

METAL/DIELECTRIC CERMET SYSTEMS

TAILORED OXIDES AND NITRIDES

SILICIDES •

ERASABLE, NON-VOLATILE SYNAPTIC CONNECTORS

SURVEY OF POTENTIAL CANDIDATES
 NOVEL MATERIALS AND DEVICE STRUCTURES
 FOR THIN FILM MICROSWITCH WITH
 MEMORY AND HIGH PRECISION BALLAST
 RESISTORS

ARCHITECTURE FOR SYNAPTIC ARRAY

● INTERFACING WITH NEURON ARRAY

● DEVELOPMENT OF NEURAL NET BLOCKS

SYSTEM INTEGRATION

JPL ELEC

ELECTRONIC NEURAL NETWORKS FOR PATTERN RECOGNITION

NEAR-TERM APPLICATIONS

AUTOMATION AND ROBOTICS

PERCEPTION AND CONTROL

FOR EXAMPLE:

TRACKING OF A SPINNING SATELLITE



SUMMARY

- HARDWARE SIMULATION HAS DEMONSTRATED
- CIRCUIT STABILITY
- ASSOCIATIVE NATURE
- **FAULT TOLERANCE**
- FAST RECALL CAPABILITY
- 100 BITS OF INFORMATION (PARALLEL) READOUT IN 1 $\,\mu$ SEC FROM A 1024 x 1024 MATRIX RESULTS IN 108 BITS/SEC DATARATE
- BINARY MEMORY MATRICES EXHIBIT SIGNIFICANT INFORMATION STORAGE CAPACITY WITH VIRTUALLY NO ERRORS
- A 1024 x 1024 MATRIX HOLDS 256K BITS OF INFORMATION
- NON-VOLATILE, THIN FILM CONTENT-ADDRESSABLE MEMORIES BASED ON NEURAL NETWORK CONCEPTS ARE EXPECTED TO REACH HIGH DENSITY
- SUBMICRON LINEWIDTH SUGGESTS ~109 BITS/CM²

NASA Computer Science Research Program Plan Update 1987

Michael McGreevy

Program Manager Aeronautical Computer Science, CASIS, and Aerospace Human Factors

OAST Computer Science/Data Systems Technical Symposium Williamsburg, VA November 20, 1986

1983 Computer Science Research Program Plan (NASA TM 85631)

ç	=
2.	2
*	3
Ť	Š
foling	
Ξ	3
)
_	
۷.	<u>'</u>
7	7
à	'n
-	•
•	,
9	?
-	*
C	?
-	_
Ų)
=	Ś
Ē	=
Ξ	3
C	_
Ç)
(,
2	=
	2
	2
1083 plan continues to be a solid)
α)
O	h
_	_
The	<u> </u>
£	_
_	_
	ı

■ goal:

advancing computing technology in aerospace applications. provide technical foundation within NASA to exploit

approach:

☐ develop in-house capability in disciplines critical to NASA maintain strong university base of fundamental research conduct focussed research and experimentation
 maintain strong university base of fundamental r in aerospace computer science

objectives:

strong NASA capability in advanced computer science develop advanced aerospace computing concepts provide theoretical and technology base support NASA's unique requirements

1983 Computer Science Research Program Plan

- 1983 basis:
- □ NASA's computing requirements and challenges
 □ the state of the art of relevant computer science
- The three themes of the 1983 plan:
- ☐ Concurrent processing
- system architectures, languages, and algorithms for computationally intensive aerospace research problems (eg. CFD, image processing)
- ☐ Highly reliable cost-effective computing

space missions and man-rated aeronautic and space flight vehicles fault-tolerant architectures; tools and techniques for developing verifiably correct software for long-duration unattended

☐ Scientific and engineering information management

effective management and distribution of data to support productive agency research, development, and management

1987 Computer Science Research Program Plan Update

- 1987 basis:
- □ NASA's requirements and challenges have evolved
 □ the state of the art has clearly advanced
- and new parallel systems are available (e.g Connection Machine). and "effective distribution of data" have gained new meaning, The original themes continue to be valid, though "reliability"
- New themes are emerging:
- ☐ Software engineering
- e.g. the challenge of Space Station software; ADA; lifecycle management...
- ☐ Artificial Intelligence
- e.g. knowledge acquisition; learning; reasoning under uncertainty; verification of expert systems...

1987 Computer Science Research Program Plan Update

Our approach to the original themes may need to be updated.

For example:

- in a focussed and coordinated way which addresses the Is NASA conducting Concurrent Processing research the Agency's unique requirements?
- Is NASA effectively using its computer science expertise to handle the technical information glut?
- Are the Agency's unique requirements for communication of mission critical scientific, engineering, and management information being met?
- ☐ Can NASA remain capable in advanced computer science with its current funding and personnel strategies?

9

 Q: In what areas can NASA's computer science expertise make critical contributions to the missions of the Agency?

1987 Computer Science Research Program Plan Update

Milestones:November 1986: kickoff plan update activity;	☐ December 1986: form intercenter plan update committee;	☐ January-March 1987: draft new plan in expanded PASO format, and establish mechanism for in-house peer review;	☐ June 1987: peer review of in-house computer science program, and consideration of new studies;	☐ July 1987: selected studies form basis of RTOP negotiation;	August 1987: Software Engineering Symposium, and begin to build advocacy for FY89 augmentation;	☐ September 1987: rewrite of 1983 Computer Science Research Program Plan Technical Memorandum
--	--	---	--	---	---	--

PASO: Plans and Specific Objectives RTOP: Research and Technology Operating Plan

CLOSING REMARKS

The afternoon session on Thursday, November 20, was devoted to a CSTI Planning Session that was led by Richard Grumm (JPL) and John Dalton (GSFC). As a result of this effort, a Data Systems Technology Working Group was organized as part of the CSTI Initiative.* The makeup of the DSTW Group is as follows:

Chairman - R. Kreider, OAST/HQ

Members - H. Benz, LaRC

- T. Grant, ARC
- D. Nichols, JPL
- J. Dalton, GSFC

Members representing JSC, MSFC and LeRC are to be named at a later date.

The third Computer Sciences and Data Systems Technical Symposium adjourned following the conclusion of the DSTW planning session. The fourth gathering is tentatively scheduled to be held at ARC in the Spring of 1988.

*A parallel working group concerned with Computer Sciences was organized during an ad hoc evening session held on November 18. The Computer Sciences Working Group is headed by Mike McGreevy (OAST/HQ) and Sue Voigt (LaRC).

ATTENDANCE LIST

NASA COMPUTER SCIENCES AND DATA SYSTEMS WORKSHOP WILLIAMSBURG, VIRGINIA

NASA Headquarters Washington, DC 20546

Holcomb,	Lee	Code	RC
McGreevy	, Michael	Code	RC

Ames Research Center (ARC) Moffett Field, CA 94035

Grant, Terry	Mail Stop 244-7 (RI)
Stevens, Ken	Mail Stop 233-14
Colombano, Silvano	Mail Stop 244-7
Meier, Robert	Mail Stop 244-7

Goddard Space Flight Center (GSFC) Greenbelt, MD 20771

Dorband, John	Mail	Code	635
Dalton, John	Mail	Code	520
Campbell, William J.	Mail	Code	634
Fischer, Jim	Mail	Code	635
Jacobs, Barry	Mail	Code	634
Halem, Milton	Mail	Code	630
Ramapryan, H. K.	Mail	Code	636
Price, Robert	Mail	Code	634

Jet Propulsion Laboratory (JPL) 4800 Oak Grove Drive Pasadena, CA 91109

Rende, John Dueck, Sandy	Mail Code 735.2 Mail Stop 264-786
Ng, Edward	Mail Stop 301-440
Steinbacher, Judy	Mail Stop 301-440
Bunker, Robert	Mail Stop 198-231
Bolotin, Gary	Mail Stop 198-231
Martin, Miki	Mail Stop 168-522
Thakoor, Anil	Mail Stop 122-123
Arens, Wayne	Mail Stop 111-208
Salama, Moktar	Mail Stop 157-316
Bicknell, Thomas	Mail Stop 156-119
Borchardt, Gary	Mail Stop 168-522
Grumm, Richard	Mail Stop 198-231
Lin, Chi	Mail Stop 301-375
McKenzie, Merle	Mail Stop 301-375

Lyndon B. Johnson Space Center (JSC) Houston, TX 77058

Gorman, S. A.	Mail Code FR12
Johnson, Angie	Mail Code PD4
Hinson, Robert	Mail Code 478

Langley Research Center (LaRC) Hampton, VA 23665

Smith, Kathryn Mail Stop	125
Holloway, Michael Mail Stop	
Senn, Edmond Mail Stop	
Bryant, Wayne Mail Stop	478
Wild, Chris Mail Stop	132C
Eckhardt, Dave Mail Stop	478
Benz, Harry Mail Stop	473
Creedon, J. F. Mail Stop	113
Foudriat, Ed Mail Stop	478
Hendricks, Herb Mail Stop	473
Holloway, Reggie Mail Stop	488
Holt, H. Milton Mail Stop	469
Murray, Nick Mail Stop	478
Shull, Tom Mail Stop	488
Voigt, Robert Mail Stop	132C
Voigt, Susan Mail Stop	125
Bogart, Edward Mail Stop	444
Dean, Ed Mail Stop	444

George C. Marshall Space Flight Center (MSFC) Marshall Space Flight Center, AL 35812

Ransom, Jeannette	Mail Code ES53	3
Hullett-Smith, Gloria	Mail Code ELL	5
Thomas, Doug	Mail Code EB32	2

IBM-FSD 3700 Bay Area Blvd. Houston, TX 77058-1199

Garcia, Jr., Frank

RIACS NASA/Ames Research Center Moffett Field, CA 94035

> Raugh, Mike Mail Stop 230-5 Johnson, Marjory Mail Stop 230-5

CASIS STARLAB/SEL Stanford University Stanford, CA 94305-4055

Wiskerchen, Mike

Yale University
Department of Computer Science
POB 2158, Yale Station
New Haven, CT 06520

Littman, David

Contel Spacecom 1300 Quince Orchard Blvd. Gaithersburg, MD 20878

> Deskevich, Joe Richeson, Kim

Department of Computer Science University of Illinois 1304 W. Springfield Avenue Urbana, IL 61801

Liu, Jane

AAE Department University of Illinois Urbana, IL 61801

Dwyer, III, Thomas A.W.

Department of Computer Science University of Illinois 1101 W. Springfield Avenue Urbana, IL 61801

Iyer, Ravi

U.S. GOVERNMENT PRINTING OFFICE: 1987-726-123/45002

NASA National Aeronautics and Space Administration	Report Doc	umentation Pa		
1. Report No.	2. Government Ac			
V101 00 0/00			3. Recipient's	Catalog No.
NASA CP-2459 4. Title and Subtitle				
			5. Report Date	
Computer Sciences and Data Systems - Volume 2			March 1987	
				Organization Code
				organization Code
7. Author(s)			RC	
			8. Performing C	Organization Report No.
			i	
			10. Work Unit N	0.
9. Performing Organization Name a	and Address			
			11. Contract or C	Second N.
Information Sciences and Human Factors Division NASA Office of Aeronautics and Space Technology			The Contract of C	orant NO.
	and space 1	echnology		
12. Sponsoring Agency Name and Address			13. Type of Report and Period Covered	
National Aeronautics and Space Administration Washington, DC 20546			Conference Publication	
			14. Sponsoring A	gency Code
5. Supplementary Notes				
Presentations of OAS? Centers, Institutes, was grouped into the Grants, Institutes ar was not categorized, Center in Williamsburschedule and the list	following categoriand Applications. Tas such. The Symp	es: Software E he material pre osium was held	ngineering, U sented under	ct material niversity Data Systems
Key Words (Suggested by Authord Computer Sciences Data Systems Software Engineering University Grants Applications Security Classif. (of this report)	Expert Systems Institutes 20. Security Classif. (of	Subject Ca	ed-Unlimited	
Unclassified	İ	page,	21. No. of pages	22. Price
Unclassified	Unclassified		334	A15